Adaptive sampling and modeling of analog circuit performance parameters with pseudo-cubic splines

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2004, Pages 931-938

  Wolfe, Glenn ^a   Vemuri, Ranga ^a  

^a UNIVERSITY OF CINCINNATI   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG CIRCUITS; CIRCUIT SIMULATORS; PSEUDO-CUBIC SPLINES; QUASI-RANDOM SAMPLING;

ALGORITHMS; APPROXIMATION THEORY; COMPUTER SIMULATION; DATA ACQUISITION; INTERPOLATION; OPERATIONAL AMPLIFIERS; OPTIMIZATION;

ELECTRIC NETWORK TOPOLOGY;

EID: 16244389968     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2004.1382709     Document Type: Conference Paper

References (16)

1. W. Daems, G. Gielen, W. Sansen, "Circuit simplification for the symbolic analysis of analog integrated circuits," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 21, no. 4, April 2002.
2. W. Daems, G. Gielen, W. Sansen, "Simulation-based automatic generation of signomial and posynomial performance models for analog integrated cicuit sizing," ICCAD, 2001.
3. J. Duchon, "Splines Minimizing Rotation-Invariant Semi-Norms in Sobelev Spaces," Constructive Theory of Functions of Several Variables, Lecture Notes in Mathematics, edited by A. Dolb and B. Eckmann, Springer-Verlag, 1977, pp. 85-100.
4. H. Gräb, S. Zizala, J. Eckmüller, K. Antreich: "The Sizing Rules Method for Analog Integrated Circuit Design," IEEE International Conference on Computer-Aided Design (ICCAD), 2001.
5. M. Hershenson, P. Boyd, "Optimal design of a CMOS op-amp via geometric programming," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 20, no. 1, Jan. 2001.
6. L. Kocis, W. Whiten, "Computation investigations of low-discrepancy sequences," ACM Transactions on Mathematical Software (TOMS), vol. 23, no. 2, pp. 266-294, 1997.
7. H. Liu, A. Singhee, R. A. Rutenbar, L. R. Carley, "Remembrance of Circuits Past: Macromodeling by Data Mining in Large Analog Design Spaces," Design Automation Conference, June 2002.
8. P. Mandal, V. Visvanathan, "CMOS op-amp sizing using a geometric programming formulation," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 20, no.1, Jan. 2001.
9. P. Mandai, V. Visvanathan, "Macromodeling of the a.c. characteristics of CMOS op-amps," in Proc. Int. Conf. Computer-Aided Design, pp. 334-340, 1993.
10. st Design Automation Conference, pp 24-30, 1994.
11. X. Tan, C. Shi, "Hierarchical Symbolic Analysis of Analog Integrated Circuits via Determinant Decision Diagrams," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 19, no. 4, pp. 401-412, April 2000.
12. th annual conference on Computer graphics and interactive techniques, pp. 335-342, 1999.
13. F. Turky, E. Perry, "BLADES: An artificial intelligence approach to analog circuit design," IEEE Trans. Computer-Aided Design, vol. 8, pp. 680-692, June 1989.
14. G. Wolfe, R. Vemuri, "Extraction and use of neural network models in automated synthesis of operational amplifiers," IEEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, vol. 22, no. 2, pp. 198-212, February 2003.
15. rd Dec., 2003.
16. T. Foley, D. Lane, "Visualization of Irregular Multivariate Data," Proceedings of the First IEEE Conference on Visualization, pp. 247-254, Oct. 1990.