Incremental deductive & inductive reasoning for SAT-based Bounded Model Checking

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2004, Pages 502-509

  Zhang, Liang ^a   Prasad, Mukul R ^b   Hsiao, Michael S ^a  

^a State University   (United States)

^b FUJITSU LABORATORIES OF AMERICA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BOUNDED MODEL CHECKING (BMC); INDUCTIVE REASONING; SAT SOLVERS; SIMULATION-BASED VALIDATION;

ALGORITHMS; COMPUTER SIMULATION; ERROR ANALYSIS; MATHEMATICAL MODELS; OPTIMIZATION; PROBLEM SOLVING;

BOOLEAN ALGEBRA;

EID: 16244369431     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (27)

1. th TACAS, volume 2619 of LNCS, pages 34-48. Springer, April 2003.
2. rd Intl. Conf. on Formal Methods in CAD, volume 1954 of LNCS, pages 372-389. Springer, Nov. 2000.
3. G. Cabodi, S. Nocco, and S. Quer. Improving SAT-based Bounded Model Checking by Means of BDD-based Approximate Traversals. In Proc. of the Design Automation and Test in Europe, pages 898-903, March 2003.
4. E. Clarke, A. Biere, R. Raimi, and Y. Zhu. Bounded Model Checking Using Satisfiability Solving. Formal Methods in System Design, 19(1):7-34, July 2001. Kluwer Academic Publishers.
5. E. M. Clarke, O. Grumberg, and D. Peled. Model Checking. MIT Press, 1999.
6. th Intl. Conf. on Computer Aided Verification, volume 2102 of LNCS, pages 436-453. Springer, July 2001.
7. st International Workshop on Bounded Model Checking, July 2003.
8. F. Fallah. Binary Time-Frame Expansion. In Proc. of the Intl. Conf. on CAD, pages 458-464, Nov. 2002.
9. th Intl. Conf. on VLSI Design, pages 729-734, January 2002.
10. E. Goldberg and Y. Novikov. BerkMin: a Fast and Robust Sat-Solver. In Proc. of Design Automation and Test in Europe, pages 142-149, March 2002.
11. th Conf. on Computer-Aided Verification, volume 2725 of LNCS, pages 206-209. Springer, July 2003.
12. th Design Automation Conf., pages 824-829, June 2003.
13. M. K. Iyer, G. Parthasarathy, and K.-T. Cheng. SATORI-A Fast Sequential SAT Engine for Circuits. In Proc. of the Intl. Conf. on CAD, pages 320-325, Nov. 2003.
14. A. Kuehlmann, V. Paruthi, F. Krohm, and M. K. Ganai. Robust Boolean Reasoning for Equivalence Checking and Functional Property Verification. IEEE Trans. on CAD, 21(12):1377-1394, Dec. 2002.
15. J. P. Marques-Silva and K. A. Sakallah. GRASP: A Search Algorithm for Propositional Satisfiability. IEEE Trans. on Computers, 48(5):506-521, May 1999.
16. K. L. McMillan. Symbolic Model Checking: An approach to the State Explosion Problem. Kluwer Academic Publishers, 1993.
17. th Design Automation Conf, pages 530-535, June 2001.
18. E. M. Sentovich et al. SIS: A System for Sequential Circuit Synthesis. Technical Report UCB/ERL M92/41, ERL, College of Engg., U. C. Berkeley, May 1998.
19. th Intl. Workshop on Microprocessor Test and Verification, pages 75-79, May 2003.
20. rd Intl. Conf. on Formal Methods in CAD, volume 1954 of LNCS, pages 108-125. Springer, Nov. 2000.
21. O. Shtrichman. Accelerating Bounded Model Checking of Safety Formulas. Formal Methods in System Design, 24(1):5-24, Jan. 2004. Kluwer Academic Publishers.
22. th Intl. Conf. on Computer Aided Verification, volume 1102 of LNCS, pages 428-432. Springer, July 1996.
23. st Design Automation Conf., pages 535-538, June 2004.
24. th Design Automation Conf., pages 542-545, June 2001.
25. http://ee.princeton.edu/~chaff/zchaff.php, Dec. 2003.
26. H. Zhang. SATO: An Efficient Propositional Prover. In Proc. of the Intl. Conf. on Automated Deduction, pages 272-275, July 1997.
27. L. Zhang and S. Malik. Validating SAT Solvers using an Independent Resolution-based Checker: Practical Implementations and Other Applications. In Proc. of the Design Automation and Test in Europe (DATE), March 2003.