Markov chains and probabilistic computation - A general framework for multiplexed nanoelectronic systems

IEEE Transactions on Nanotechnology

Volumn 4, Issue 2, 2005, Pages 194-205

  Qi, Yan ^a   Gao, Jianbo ^a   Fortes, José A B ^a  

^a University of Florida   (United States)

Author keywords

Fault tolerance; Markov chain; NAND multiplexing; Probabilistic computation

Indexed keywords

CMOS INTEGRATED CIRCUITS; LOGIC GATES; MARKOV PROCESSES; MICROPROCESSOR CHIPS; MULTIPLEXING; PROGRAM PROCESSORS;

NAND MULTIPLEXING; NANOELECTRONIC SYSTEMS; PROBABILISTIC COMPUTING; SYSTEM RELIABILITY;

NANOTECHNOLOGY;

EID: 15844409798     PISSN: 1536125X     EISSN: None     Source Type: Journal    
DOI: 10.1109/TNANO.2004.834192     Document Type: Article

References (27)

1. J. D. Meindl, Q. Chen, and J. A. Davis, "Limits on silicon nanoelectronics for terascale integration," Science, vol. 293, pp. 2044-2049, Sept. 2001.
2. K. Nikoliæ, A. Sadek, and M. Forshaw, "Architectures for reliable computing with unreliable nanodevices," in Proc. IEEE Nanotechnol., Oct. 2001, pp. 254-259.
3. _, "Fault-tolerant techniques for nanocomputers," Nanotechnology, vol. 13, pp. 357-362, June 2002.
4. M. Forshaw, K. Nikoliæ, and A. Sadek, "Fault-tolerant techniques for nanocomputers: Third year report," Univ. College London, London, U.K., Tech. Rep. MEL-ARI28667, 2001.
5. J. von Neumann, "Probabilistic logics and the synthesis of reliable organisms from unreliable components," in Automata Studies, C. E. Shannon and J. McKarthy, Eds. Princeton, NJ: Princeton Univ. Press, 1956, pp. 43-98.
6. N. Pippenger, "Reliable computation by formulas in the presence of noise," IEEE Trans. Inform. Theory, vol. 34, pp. 194-197, Mar. 1988.
7. B. Hajek and T. Weller, "On the maximum tolerable noise for reliable computation by formulas," IEEE Trans. Inform. Theory, vol. 37, pp. 388-391, Mar. 1991.
8. W. S. Evans, "Information theory and noisy computation," Ph.D. dissertation, Univ. California at Berkeley, Berkeley, CA, 1994. [Online]. Available: http://www.cs.ubc.ca/will/papers/thesis.pdf.
9. W. Evans and N. Pippenger, "On the maximum tolerable noise for reliable computation by formulas," IEEE Trans. Inform. Theory, vol. 44, pp. 1299-1305, May 1998.
10. J. Han and P. Jonker, "A system architecture solution for unreliable nanoelectronic devices," IEEE Trans. Nanotechnol., vol. 1, pp. 201-208, Dec. 2002.
11. _, "A fault-tolerant technique for nanocomputers: NAND multiplexing," in Proc. ASCI 8th Annu. Advanced School for Computing and Imaging Conf., Lochern, The Netherlands, June 2002, pp. 59-66.
12. _, "A defect- and fault-tolerant architecture for nanocomputers," Nanotechnology, vol. 14, pp. 224-230, Jan. 2003.
13. A. S. Sadek, K. Nikoliæ, and M. Forshaw, "Parallel information and computation with restitution for noise-tolerant nanoscale logic networks," Nanotechnology, vol. 15, pp. 192-210, Jan. 2004.
14. S. H. Strogatz, Nonlinear Dynamics and Chaos - With Applications to Physics, Biology, Chemistry, and Engineering. Cambridge, MA: Westview Press, 2000.
15. Y. Qi, J. Gao, and J. A. B. Fortes, "Probabilistic computation: A general framework for fault tolerant nanoelectronic systems," Adv. Comput. Inform. Processing Lab., Univ. Florida, Gainesville, FL, Tech. Rep. TR-ACIS-03-002, Nov. 2003. [Online]. Available: http://www.acis.ufl.edu/ techreports/acis03002.pdf.
16. E. Cinlar, Introduction to Stochastic Processes. Englewood Cliffs, NJ: Prentice-Hall, 1975.
17. G. Norman, D. Parker, M. Kwiatkowska, and S. K. Shukla, "Evaluating the reliability of defect-tolerant architectures for nanotechnology with probabilistic model checking," in Proc. Int. VLSI Design Conf., Mumbai, Maharashtra, India, Jan. 2004, pp. 907-914.
18. K. Likharev, "Single-electron devices and their applications," Proc. IEEE, vol. 87, pp. 606-632, Apr. 1999.
19. A. Bachtold, P. Hadley, T. Nakanishi, and C. Dekker, "Logic circuits with carbon nanotube transistors," Science, vol. 294, pp. 1317-1320, Nov. 2001.
20. I. Amlani, A. O. Orlov, G. Toth, G. H. Bernstein, C. S. Lent, and G. L. Snider, "Digital logic gate using quantum-dot cellular automata," Science, vol. 284, pp. 289-291, Apr. 1999.
21. M. T. Niemier, A. F. Rodrigues, and P. M. Kogge. A potentially implementable FPGA for quantum dot cellular automata, presented at 1st Non-Silicon Computation Workshop. [Online]. Available: http://www.cse.nd.edu/ cse_proj/qca-design/papers/nsc02-rpga.pdf
22. A. DeHon, Array-based architecture for molecular electronics, presented at 1st Non-Silicon Computation Workshop. [Online], Available: http://www-2.cs.cmu.edu/phoenix/nscl/paper/4-l.pdf
23. M. B. S. C. Goldstein, "Nanofabrics: Spatial computing using molecular electronics," in Proc. 28th Annu. Int. Computer Architecture Symp., June 2001, pp. 178-191.
24. J. R. Heath, P. J. Kuekes, G. S. Snider, and R. S. Williams, "A defect-tolerant computer architecture: Opportunities for nanotechnology," Science, vol. 280, pp. 1716-1721, June 1998.
25. S. Roy, V. Beiu, and M. Sulieman. Reliability analysis of some nano architectures, presented at NIPS Special Workshop. [Online]. Available: http://www.eecs.wsu.edu/vbeiu/workshop_nips03/Presentations/SJRoy.pdf
26. R. Reischuk, "Can large fan-in circuits perform reliable computations in the presence of faults?" Theor. Comput. Sci., vol. 240, pp. 319-335, June 2000.
27. S. K. Shukla. Automated evaluation of reliability of defect tolerant nano architectures. presented at NIPS Special Workshop. [Online]. Available: http://www.eecs.wsu.edu/vbeiu/workshop_nips03/Presentations/SK_Shukla.pdf