메뉴 건너뛰기




Volumn 7, Issue , 2003, Pages 313-316

Model simulation and verification of a vertical double implanted (DIMOS) transistor in 4H-SIC

Author keywords

Model verification; Power device; SiC; Vertical DIMOS

Indexed keywords

DRIFT VELOCITY; MELTING POINT;

EID: 1542433858     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper
Times cited : (4)

References (15)
  • 1
    • 0027558366 scopus 로고
    • Comparison of 6H-SiC, 3C-SiC, and Si for Power Devices
    • March
    • M. Bhataagar and B.J. Baliga, "Comparison of 6H-SiC, 3C-SiC, and Si for Power Devices," IEEE Trans. on Electron Devices, 40(3), pp. 645-655, March 1993.
    • (1993) IEEE Trans. on Electron Devices , vol.40 , Issue.3 , pp. 645-655
    • Bhataagar, M.1    Baliga, B.J.2
  • 2
    • 0024737721 scopus 로고
    • Optimum Semiconductors for High Power Electronics
    • September
    • K. Shenai, R.S. Scott and B.J. Baliga, "Optimum Semiconductors for High Power Electronics," IEEE Trans. on Electron Devices, 36(9), pp. 1811-1823, September. 1989.
    • (1989) IEEE Trans. on Electron Devices , vol.36 , Issue.9 , pp. 1811-1823
    • Shenai, K.1    Scott, R.S.2    Baliga, B.J.3
  • 3
    • 21544461610 scopus 로고
    • Large-band-gap SiC, III-V Nitride, and II-V ZnSe-based Semiconductor Device Technologies
    • 1 August
    • H. Morkoc, S. Strite, G.B. Gao, M.E. Lin, B. Sverdlov, and M. Burns, "Large-band-gap SiC, III-V Nitride, and II-V ZnSe-based Semiconductor Device Technologies," Journal of Applied Physics, 76 (3), pp. 1363-1397, 1 August 1994.
    • (1994) Journal of Applied Physics , vol.76 , Issue.3 , pp. 1363-1397
    • Morkoc, H.1    Strite, S.2    Gao, G.B.3    Lin, M.E.4    Sverdlov, B.5    Burns, M.6
  • 5
    • 0030107490 scopus 로고    scopus 로고
    • Excellent Reverse Blocking Characteristics of High-Voltage 4H-SiC Schottky Rectifiers with Boron-Implanted Edge Termination
    • A. Itoh, T. Kimoto, and H. Matsunami, "Excellent Reverse Blocking Characteristics of High-Voltage 4H-SiC Schottky Rectifiers with Boron-Implanted Edge Termination," IEEE Electron Devices Letters, no. 17, pp. 139-141, 1996.
    • (1996) IEEE Electron Devices Letters , vol.17 , pp. 139-141
    • Itoh, A.1    Kimoto, T.2    Matsunami, H.3
  • 6
    • 0343972361 scopus 로고    scopus 로고
    • 6.2 kV 4H-SiC pin Diode with Low Forward Voltage Drop
    • Y. Sugawara, K.Asano, R. Singh, and J.W. Palmour, "6.2 kV 4H-SiC pin Diode with Low Forward Voltage Drop", Material Science Forum, vols. 338-342, pp. 1371-1374, 2000.
    • (2000) Material Science Forum , vol.338-342 , pp. 1371-1374
    • Sugawara, Y.1    Asano, K.2    Singh, R.3    Palmour, J.W.4
  • 8
    • 0031103557 scopus 로고    scopus 로고
    • High-Voltage Double-Implanted Power MOSFET's in 6H-SiC
    • J.N. Shenoy, J.A.Cooper, and M.R. Melloch, "High-Voltage Double-Implanted Power MOSFET's in 6H-SiC," IEEE Electron Devices Letters, vol. 18, no. 3, pp. 93-95. 1997.
    • (1997) IEEE Electron Devices Letters , vol.18 , Issue.3 , pp. 93-95
    • Shenoy, J.N.1    Cooper, J.A.2    Melloch, M.R.3
  • 11
    • 0030270893 scopus 로고    scopus 로고
    • Trends in Power Semiconductor Devices
    • October
    • B.J. Baliga, "Trends in Power Semiconductor Devices," IEEE Trans. On Electron Devices, 43(10), pp. 1717-1731, October 1996.
    • (1996) IEEE Trans. On Electron Devices , vol.43 , Issue.10 , pp. 1717-1731
    • Baliga, B.J.1
  • 13
    • 0026172118 scopus 로고
    • Effect of P-Base Sheet and Contact Resistances on Static Current-Voltage Characteristics of Scaled Low-Voltage Vertical Power DMOSET's
    • Krishna Shenai, "Effect of P-Base Sheet and Contact Resistances on Static Current-Voltage Characteristics of Scaled Low-Voltage Vertical Power DMOSET's," IEEE Electron Devices Letters, no. 6, pp. 270-272, 1991.
    • (1991) IEEE Electron Devices Letters , vol.6 , pp. 270-272
    • Shenai, K.1
  • 14
    • 0022809306 scopus 로고
    • Study of the Quasi-Saturation Effect in VDMOS Transistors
    • M. Darwish, "Study of the Quasi-Saturation Effect in VDMOS Transistors," IEEE Trans. on Electron Devices, vol. ED-33, no.11, pp. 1710-1716, 1986.
    • (1986) IEEE Trans. on Electron Devices , vol.ED-33 , Issue.11 , pp. 1710-1716
    • Darwish, M.1
  • 15
    • 0028733241 scopus 로고
    • Physical Modelling of Vertical DMOS Power Transistors for Circuit Simulation
    • M. Andersson and P. Kuivalainen, "Physical Modelling of Vertical DMOS Power Transistors for Circuit Simulation," Physica Scripta. Vol. T54, pp. 157-158, 1994.
    • (1994) Physica Scripta , vol.T54 , pp. 157-158
    • Andersson, M.1    Kuivalainen, P.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.