A New Low Switching Noise CMOS Logic Circuits for Single-Chip CMOS Imaging System

Proceedings of IEEE Sensors

Volumn 2, Issue 2, 2003, Pages 1136-1140

  Chung, H Hee ^a   Rhee, Jehyuk ^a   Joo, Youngjoong ^a  

^a Arizona State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; DOPING (ADDITIVES); ELECTRIC CURRENT CARRYING CAPACITY (CABLES); ELECTRIC POTENTIAL; ELECTRIC POWER SUPPLIES TO APPARATUS; IMAGE SENSORS; IMAGING SYSTEMS; TRANSMISSION LINE THEORY;

NOISE DETECTORS; NOISE LOGICS; POWER DISSIPATION;

CMOS INTEGRATED CIRCUITS;

EID: 1542333484     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (8)

1. S.H. Lim, and A. El Gamal, "Integration of Image Capture and Processing-Beyond Single Chip Digital Camera", Proceedings of SPIE Electronic Imaging 2007 Conference, Vol. 4306, San Jose, CA, January 2001.
2. Xavier A., Jose L.G, Antonio R, "Analysis and solutions for switching noise coupling in Mixed-Signal ICs", Kluwer Academic Publishers, 1999.
3. Albuquerque, E.F.M, Silva, M.M, "Evaluation of substrate noise in CMOS and low-noise logic cells", IEEE Proc. of Int. Symp. Circuits And Systems (ISCAS), vol. 4, pp. 750-754, 2001.
4. Albuquerque, E., Silva, M, "A comparative study of low-noise logic cells for mixed mode integrated circuits", IEEE Proc. of Int. Symp. Circuits and Systems (ISCAS), vol. 5, pp. 73-76, 2000.
5. Hiok-Tiaq Ng; Allstot, D.J., "CMOS current steering logic for low-voltage mixed-signal integrated circuits", IEEE Trans. Very Large Scale Integration (VLSI) Systems, vol. 5, Issue 3, pp. 301-308, Sept. 1997.
6. Gonzalez, J.L, Rubio, A., "Low delta-I noise CMOS circuits based on differential logic and current limiters", IEEE Trans. Circuits and Systems I, vol. 46, pp.872-876, 1999.
7. Su, D.K.; Loinaz, M.J.; Masui, S.; Wooley, B.A., "Experimental results and modeling techniques for substrate noise in mixed-signal integrated circuits.", IEEE J. Solid-State Circuits, vol. 28, pp. 420-430, April 1993.
8. Tanner Consulting & Engineering Services, "The MOSIS Service Hi-ESD Pad Library for AMI C5N (0.5μ) Process", at >www.tanner.com/ces< November 1998.