On-chip signaling for ultra low-voltage 0.13 μm CMOS SOI technology

Conference Proceedings - 2nd Annual IEEE Northeast Workshop on Circuits and Systems, NEWCAS 2004

Volumn , Issue , 2004, Pages 169-172

  Valentian, Alexandre ^a   Amara, Amara ^a  

^a Institut Superieur d'Electronique de Paris   (France)

Author keywords

[No Author keywords available]

Indexed keywords

AMPLIFIERS (ELECTRONIC); CAPACITANCE; ELECTRIC INVERTERS; ELECTRIC POTENTIAL; OPTIMIZATION; SIGNAL PROCESSING;

AUTOREGULATED CURRENT-SENSING SCHEME (ARCS); CURRENT SENSE AMPLIFIERS; GATE DELAYS; POWER CONSUMPTION;

CMOS INTEGRATED CIRCUITS;

EID: 14844297415     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (9)

1. N. C. Li et. al., "CMOS tapered buffer", IEEE Journal of Solid-State Circuits, vol. 25, no.4, August 1990, pp. 1005-1008
2. A. Maheshwari and W. Burleson, "Current Sensing Techniques for Global Interconnects in Very Deep Submicron (VDSM) CMOS, VLSI 2001, Proceedings, IEEE Computer Society Workshop, May 2001
3. A. Katoch et.al., "Fast Signal Propagation for Point to Point On-Chip Long Interconnects Using Current Sensing", ESSCIRC 2002
4. K. Sasaki et. al, "A 7ns 140mW 1Mb CMOS SRAM with Current Sense Amplifier", IEEE Journal of Solid-State Circuits, vol. 27, no. 11, November 1992, pp. 1511-1518
5. T. Blalock et. al., "A High-Speed Sensing Scheme for IT Dynamic RAM's Utilizing the Clamped Bit-Line Sense Amplifier", IEEE Journal of Solid-State Circuits, vol. 27, no. 4, April 1992, pp. 618-625
6. M. Izumikawa et. al., "A current Direction Sense Technique for Mulitport SRAM's", IEEE Journal of Solid-State Circuits, vol. 31, no. 4, April 1996, pp.546-551
7. N. Shibata et. al., "A Current-Sensed High-Speed and Low-Power First-In-First-Out Memory Using a Wordline/Bitline-Swapped Dual-Port SRAM Cell", IEEE Journal of Solid-State Circuits, vol. 37, no. 6, June 2002, pp. 735-750
8. Evert Seevinck, Petrus J. van Beers and Hans Ontrop, "Current-Mode Techniques for High-Speed VLSI Circuits with Applications to Current Sense Amplifier for CMOS SRAM's", IEEE Journal of Solid State Circuits, Vol. 26, No. 6, April 1991, pp. 525-536
9. Nobutaro Shibata, "Current Sense Amplifiers for Low-Voltage Memories", IEICE Trans. Electron., Vol. E79-C, No. 8, August 1996, pp. 1120-1130