Current sense amplifiers for low-voltage memories

IEICE Transactions on Electronics

Volumn E79-C, Issue 8, 1996, Pages 1120-1130

  Shibata, Nobutaro ^a  

^a NTT CORPORATION   (Japan)

Author keywords

Amplifier; Current sensing; Low voltage; ROM; SRAM

Indexed keywords

ELECTRIC CURRENTS; ELECTRIC IMPEDANCE; ELECTRIC RESISTANCE; MOS DEVICES; RANDOM ACCESS STORAGE; ROM; TRANSCONDUCTANCE;

CURRENT SENSE AMPLIFIERS; CURRENT SENSING; LOW VOLTAGE MEMORIES; THRESHOLD VOLTAGES;

AMPLIFIERS (ELECTRONIC);

EID: 0030219434     PISSN: 09168524     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (11)

1. S. Muto, T. Douseki, Y. Matsuya, T. Aoki, and J. Yamada, "1-V high speed digital circuit technology with 0.5-μm multi-threshold CMOS," Proc. IEEE Int. ASIC Conf., pp. 186-189, Sept. 1993.
2. K. Seevinck, P. J. van Beers, and H. Ontrop, "Current-mode techniques for high-speed VLSI circuits with application to current sense amplifier for CMOS SRAM's sense amplifier for fast CMOS SRAM's," IEEE J. Solid-State Circuits, vol. 26, no. 4, pp. 525-536.
3. M. Matsumiya, S. Kawashima, M. Sakata, M. Ookura, T. Miyabo, T. Koga, K. Itabashi, K. Mizutani, H. Shimada, and N. Suzuki, "A15-ns 16-Mb CMOS SRAM with inter-digitated Bitline Architecture," IEEE J. Solid-State Circuits, vol.27, no. 11, pp. 1497-1503, Nov. 1992.
4. K. Sasaki, K. Ishibashi, K. Ueda, K. Komiyaji, T. Yamanaka, N. Hashimoto, H. Toyoshima, F. Kojima, and A. Shimizu, "A7-ns 140-mW 1-Mb CMOS SRAM with current sense amplifier," IEEE J. Solid-State Circuits, vol.27, no. 11, pp. 1511-1518, Nov. 1992.
5. K. Seno, K. Knorpp, L. Shu, N. Teshima, H. Kihara, H. Sato, F. Miyaji, M. Takeda, M. Sasaki, Y. Tomo, P. Chuang, and K. Kobayashi, "A 9-ns 16-Mb CMOS SRAM with offset-compensated current sense amplifier," IEEE J. Solid-State Circuits, vol.28, no. 11, pp. 1119-1124, Nov. 1993.
6. K. Ishibashi, K. Ueda, K. Takasugi, K. Komiyaji, H. Toyoshima, T. Yamanaka, A. Fukami, N. Hashimoto, N. Ooki, A. Shimizu, T. Hashimoto, T. Nagano, and T. Nishida, "A 6-ns 4-Mb CMOS SRAM with offset-voltage-Insensitive current sense amplifiers," in Symp. VLSI Circuits Dig. Tech. Papers, pp. 107-108, May 1994.
7. S. Tanoi, Y. Tanaka, T. Tanabe, A. Kita, T. Inada, R. Hamazaki, Y. Ohtsuki, and M. Uesugi, "A 32-Bank 256-Mb DRAM with cache and TAG," IEEE J. Solid-State Circuit., vol.29, pp. 1330-1335, Nov. 1994.
8. N. Shibata, "A High-gain current-mode sense amplifier with transconductance enhancing technique," Proc. of the 1994 IEICE Fall Conf. C-522, p. 200, Sept. 1994.
9. N. Shibata, "Fast ROM macrocells for ASIC's," IEICE Trans., vol. J78-C-II, pp. 473-481, Sept. 1995.
10. N. Shibata, Y. Goto, and S. Date, "High-performance memory macrocells with row and column sliceable architecture," IEICE Trans., pp. 1641-1648, Nov. 1993.
11. S. Date, N. Shibata, S. Muto, and J. Yamada, "1-V 30-MHz memory macrocell circuit technology with 0.5-μm multi-threshold CMOS," IEEE Symp. on Low Power Electronics Conf. 1994.