Rail-to-rail amplifier input stage with constant gm and commonmode elimination

Electronics Letters

Volumn 38, Issue 24, 2002, Pages 1491-1492

  Fischer, T W ^a   Karsilayan, A I ^a  

^a TEXAS A AND M UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; ELECTRIC POTENTIAL; GATES (TRANSISTOR); PHASE SHIFTERS; SIGNAL PROCESSING; STEP RESPONSE;

DC LEVEL SHIFTERS; MULTIPLE INPUT FLOATING GATE TRANSISTORS; RAIL-TO-RAIL AMPLIFIER INPUT STAGE;

AMPLIFIERS (ELECTRONIC);

EID: 0037153534     PISSN: 00135194     EISSN: None     Source Type: Journal    
DOI: 10.1049/el:20021054     Document Type: Article

References (5)

1. m rail-to-rail CMOS op-amp input stage with overlapped transition regions', IEEE J. Solid State Circuits, 1999, 34, (2), pp. 148-156
2. Ramirez-Angulo, J., Carvajal, R.G., Tombs, J., and Torralba, A.: 'Low-voltage CMOS op-amp with rail-to-rail input and output signal swing for continuous-time signal processing using multiple-input floating-gate transistors', IEEE Trans. Circuits Syst.-II: Analog Digit: Signal Process., 2001, 48, (1), pp. 111-116
3. m and slew-rate rail-to-rail CMOS input circuit and its application to analog cell for low voltage VLSI systems', IEEE J. Solid State Circuits, 1997, 32, (5), pp. 701-712
4. m rail-to-rail input stage'. IEEE Proc. ISCAS, San Diego, USA, 1992, pp. 2876-2879
5. You, F., Embabi, S.H.K., and Sinencio, E.S.: 'A 1.5 V class Ab output buffer'. Int. Symp. on Low Power Electronics and Design, Monterey, CA, USA, 1996, pp. 285-288