A new output buffer for 3.3-V PCI-X application in a 0.13-μm 1/2.5-V CMOS process

Proceedings of 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits

Volumn , Issue , 2004, Pages 112-115

  Chen, Shih Lun ^a   Ker, Ming Dou ^a  

^a NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; ELECTRIC CONVERTERS; ELECTRIC POTENTIAL; FABRICATION; TRANSISTORS;

CONVENTIONAL LEVEL CONVERTERS (CLC); CORE POWER SUPPLY; LOW-VOLTAGE DEVICES; OUTPUT BUFFER;

BUFFER CIRCUITS;

EID: 14544281098     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (11)

1. Semiconductor Industry Association, International Technology Roadmap for Semiconductors, 2003.
2. R. S. Scott, N. A. Dumin, T. W. Hughes, D. J. Dumin, and B. T. Moore, "Properties of high-voltage stress generated traps in thin silicon oxide," IEEE Trans. Electron Devices, vol. 43, no. 7, July 1996.
3. M. J. M. Pelgrom and E. C. Dijkmans, "A 3/5 V compatible 1/0 buffer," IEEE J. Solid-State Circuits, vol. 30, no. 7, pp. 823-825, July 1995.
4. M.-D. Ker and C.-S. Tsai, "Design of 2.5V/5V mixed-voltage CMOS I/O buffer with only thin oxide device and dynamic n-well bias circuit," in Proc. IEEE Int. Symp. Circuits and Systems, 2003, vol. 4, pp. 97-100.
5. G P. Singh and R. B. Salem, "A 1.9V I/O buffer with gate-oxide protection and dynamic bus termination for 400MHz UltraSparc microprocessor," in IEEE Int. Solid-State Circuits Dig. Tech. Papers, 1999, pp. 274-275.
6. L. T. Clark, "A high-voltage output buffer fabricated on a 2V CMOS technology," in Proc. Symp. VLSI Circuits, 1999, pp. 61-62.
7. C.-C. Yu, W.-P. Wang, and B.-D. Liu, "A new level converter for low-power applications," in Proc. IEEE Int. Symp. Circuits and Systems, 2001, vol. 1, pp. 113-116.
8. N. Otsuka and M. A. Horowitz, "Circuit techniques for 1.5-V power supply flash memory," IEEE J. Solid-State Circuits, vol. 32, no. 8, pp. 1217-1230, Aug. 1997.
9. Y. Kanno, H. Mizuno, K. Tanaka, and T. Watanabe, "Level converter with high immunity to power-supply bouncing for high-speed sub-1-V LSIs," in Proc. Symp. VLSI Circuits, 2000, pp. 202-203.
10. W.-T. Wang, M.-D. Ker, M.-C. Chiang, and C.-H. Chen, "Level shifters for high-speed 1-V to 3.3-V interfaces in a 0.13-μm Cu-interconnection/low-k CMOS technology," in Proc. IEEE Int. Symp. VLSI Technology, Systems, and Applications, 2001, pp. 307-310.
11. K.-K. Young et al., "A 0.13 μm CMOS technology with 93 nm lithography and Cu/low-k for high performance applications," in IEDM Tech. Dig., 2000, pp. 563-566.