Multimedia extensions for a reconfigurable processor

2004 International Symposium on Intelligent Multimedia, Video and Speech Processing, ISIMP 2004

Volumn , Issue , 2004, Pages 426-429

  Bigdeli, Abbas ^a   Biglari Abhari, Morteza ^a   Leung, Simon H S ^a   Wang, Kevin I Kai ^a  

^a UNIVERSITY OF AUCKLAND   (New Zealand)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; FIELD PROGRAMMABLE GATE ARRAYS; INFORMATION TECHNOLOGY; MARKETING; MATHEMATICAL MODELS; MICROPROCESSOR CHIPS; PROGRAM PROCESSORS; USER INTERFACES;

DATA-PARALLELISM; GENERAL-PURPOSE PROCESSORS (GPPS); MULTIMEDIA EXTENSIONS; SINGLE-INTRUSION, MULTIPLE-DATA (SIMD);

MULTIMEDIA SYSTEMS;

EID: 14544274505     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (14)

1. R.B. Lee, "Multimedia extensions for general-purpose processors", Proc. of IEEE Workshop on Signal Processing Systems, pp. 9-23, Nov. 1997.
2. I. Kuroda and T. Nishitani, "Multimedia Processors", Proc. of the IEEE, Vol. 86 No. 6, pp. 1203-1221, June 1998.
3. A. Peleg and U. Weiser, "MMX Technology Extension to the Intel Architecture", IEEE Micro, Vol. 16 No. 4, pp. 42-50, Aug. 1996.
4. K. Diefendorff, et. al., "AltiVec Extension to PowerPC Accelerates Media Processing", IEEE Micro, Vol. 20 No. 2, pp. 85-95, Jul. 2000.
5. L. Kohn, et. al., "The Visual Instruction Set (VIS) in UltraSPARC", Proc. of Compcon '95, pp. 462-269, 1995.
6. L. Gwennap, "Digital, MIPS add multimedia extensions", Microprocessor Report, Vol. No. 15, pp/ 24-28, 1996.
7. M. O'Conner, "Extending Instructions for Multimedia", Electronic Engineering Times, No. 874, pp. 82, Nov. 1995.
8. O. Lempel, et. al., "Intel's MMX Technology -A New Instruction Set Extension", Proc. of Compcon'97, pp. 255-259, 1997.
9. A.H.M.R. El-Mahdy, "A Vector Architecture for Multimedia Java Applications", PhD Thesis, Faculty of Science & Engineering, University of Manchester, 2001.
10. J. Fritts, et. al, "Understanding multimedia application characteristics for designing programmable media processors", SPIE Photonics West, Media Processors '99, pp. 2-13, Jan. 1999.
11. A.M. Fiskiran, et. al, "Refining Instruction Set Architecture for High-Performance Multimedia Processing in Constrained Environment", Proc. of 13th Int. Conf. on Application-specific Systems, Architectures and Processors (ASAP 2002), pp. 253-264, July 2002.
12. D. Cheresiz, "Complex Streamed Media Processor Architecture", PhD Thesis, Department of Computer Science, Leiden University, 2002.
13. Nios Embedded Processor: 32-Bit Programmer's Reference Manual. Altera Corporation, San Jose. 2002
14. Altera Corporation Ltd, www.altera.com