Composite ULP diode fabrication, modelling and applications in multi-V th FD SOI CMOS technology

Solid-State Electronics

Volumn 48, Issue 6, 2004, Pages 1017-1025

  Levacq, David ^a   Liber, Christophe ^a   Dessard, Vincent ^b   Flandre, Denis ^a  

^a UNIVERSITÉ CATHOLIQUE DE LOUVAIN   (Belgium)

^b CISSOID   (Belgium)

Author keywords

Diode; Low power; Memory; MTCMOS; SOI

Indexed keywords

COMPUTER SIMULATION; DIODES; DOPING (ADDITIVES); ELECTRIC POWER UTILIZATION; LEAKAGE CURRENTS; MOS DEVICES; SILICON ON INSULATOR TECHNOLOGY; TRANSISTORS; ULSI CIRCUITS;

LOW POWER; MEMORY; MULTI-THRESHOLD CMOS (MTCMOS); SILICON ON INSULATORS (SOI);

CMOS INTEGRATED CIRCUITS;

EID: 1442311893     PISSN: 00381101     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.sse.2003.12.016     Document Type: Article

References (13)

1. Levacq D, Dehan M, Flandre D, Raskin J-P. Figures-of-merit of intrinsic, standard-doped and graded-channel SOI and SOS MOSFETs for analog baseband and RF applications. In: Proceedings of the ECS 11th International Symposium on SOI Technology and Devices, Paris, 2003, p. 295-300.
2. Flandre D., Adriaensen S., Akheyar A., Crahay A., Demeûs L., Delatte P., et al. Fully-depleted SOI CMOS technology for heterogeneous micropower, high-temperature or RF microsystems. Solid-State Electron. 45(4):2001;541-549.
3. Colinge J.-.P., Crahay A., De Ceuster D., Dessard V., Gentinne B. Improved LOCOS isolation for thin-film SOI MOSFETs. Electron. Lett. 32(19):1996;1834-1835.
4. Adriaensen S, Flandre D, Dessard V. Ultra-low power basic blocks and their uses. Patent EP1217662, 2002.
5. Adriaensen S., Dessard V., Flandre D. 25 to 300 °C ultra-low-power voltage reference compatible with standard SOI CMOS process. Electron. Lett. 38(19):2002;1103-1104.
6. Flandre D., Raskin J.-P., Vanhoenacker D. SOI CMOS transistors for RF and microwave applications. Dean M.J., Fjeldly T.A. CMOS RF Modeling, Characterization and Applications. Selected Topics in Electronics and Systems. 2002;273-362 World Scientific Publishing. ISBN 981-02-4905-5.
7. Tsividis Y.P. Operation and modeling of the MOS transistor. 1987;McGraw-Hill Book Company.
8. Levacq D, Dessard V, Flandre D. A novel memory cell architecture for ultra-low power applications operating up to 280 °C. In: Proceedings of the ECS 11th International Symposium on SOI Technology and Devices, Paris, 2003, p. 249-54.
9. Sirichotiyakul S, Edwards T, Oh C, Zuo J, Dharchoudhury A, Panda R, et al. Stand-by power minimization through simultaneous threshold voltage selection and circuit sizing. In: Proceedings of the 36th Design Automation Conference, New Orleans, 1999, p. 436-41.
10. Wei L., Chen Z., Roy K., Johnson M.C., Ye Y., De V.K. Design and optimization of dual-threshold circuits for low-voltage low-power applications. IEEE Trans. VLSI Syst. 7(1):1999;16-24.
11. Mutoh S., Douseki T., Matsuya Y., Aoki T., Shigematsu S., Yamada J. 1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS. IEEE J. Solid-State Circ. 30(8):1995;847-854.
12. Shigematsu S., Mutoh S., Matsuya Y., Tanabe Y., Yamada J. A 1-V high-speed MTCMOS circuit scheme for power-down application circuits. IEEE J. Solid-State Circ. 32(6):1997;861-869.
13. Kao J, Chandrakasan A. MTCMOS sequential circuits. In: 27th European Solid State Circuits Conference, September 2001, p. 332-5.