Multiple-Valued Minimization for PLA Optimization

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 6, Issue 5, 1987, Pages 727-750

  Rudell, Richard L ^a   Sangiovanni Vincentelli, Alberto ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 84939338348     PISSN: 02780070     EISSN: 19374151     Source Type: Journal    
DOI: 10.1109/TCAD.1987.1270318     Document Type: Article

References (26)

1. H. Fleisher and L. I. Maissel, “An Introduction to array logic,” IBM J. Res. Develop., vol. 19, pp. 98–109, Mar. 1975.
2. J. C. Logue, N. F. Brickman, F. Howley, J. W. Jones, and W. W. Wu, “Hardware implementation of a small system in programmable logic arrays,” IBM J. Res. Develop., vol. 19, pp. 110–119, Mar. 1975.
3. R. K. Brayton, C. McMullen, G. D. Hachtel, and A. Sangiovanni-Vincentelli, Logic Minimization Algorithms for VLSI Synthesis. Norwell, MA: Kluwer Academic Publishers, 1984.
4. T. Sasao, “Input variable assignment and output phase optimization of PLA's,” IEEE Trans. Comput. C-33, pp. 879–894. Oct. 1984.
5. G. D. Hachtel, A. R. Newton, and A. Sangiovanni-Vincentelli, “An algorithm for optimal PLA folding,” IEEE Trans. Computer-Aided Design, vol. CAD-1, pp. 63–76, Jan. 1982.
6. G. De Micheli and A. Sangiovanni-Vincentelli, “Multiple constrained folding of programmable logic arrays: Theory and applications,” IEEE Trans. Computer-Aided Design, vol. CAD-2, pp. 151–167, 167, July 1983.
7. G. H. Mah, “PANDA: A PLA generator for multiple folded PLAs,” Tech. Rep. UCB M84/95, University of California Electronics Research Laboratory, May 1984.
8. W. V. Quine, “A way to simplify truth functions,” Amer. Math. Mon., vol. 62, p. 627, Nov. 1955.
9. E. J. McCluskey, “Minimization of Boolean functions,” Bell Syst. Tech. J., vol. 35, pp. 1417–1444. Nov. 1956.
10. R. L. Rudell, “Multiple-valued logic minimization for PLA synthesis,” Master's report, University of California, Berkeley, 1983.
11. G. De Micheli, “Computer aided synthesis of PLA-based systems,” Ph.D. thesis, University of California, Berkeley, 1983.
12. G. De Micheli, R. K. Brayton, and A. Sangiovanni-Vincentelli, “Optimal state assignment for finite-state machines.” IEEE Trans. Computer-Aided Design, vol. CAD-4, pp. 269–285. July 1985.
13. G. De Micheli, “Symbolic minimization of logic functions,” in Proc. IEEE Int. Conf. Computer-Aided Design, Nov. 1985, pp. 293–295.
14. T. Sasao, “An application of multiple-valued logic to a design of programmable logic arrays,” in Proc. 18th Int. Symp Mult. Val. Logic, 1978.
15. T. Sasao, “An algorithm to derive the complement of a binary function with multiple-valued inputs,- IEEE Trans. Comput., vol. C-34, Feb. 1985.
16. T. Sasao, “Multiple-valued decomposition of generalized Boolean functions and the complexity of programmable logic arrays,” IEEE Trans. Comput., vol. C-30, pp. 635 -643, Sept. 1981.
17. Y. H. Su and P. T. Cheung. “Computer minimization of multi-valued switching functions,” IEEE Trans. Comput., vol. C-21, pp. 995–1003, 1972.
18. T. Sasao, “Tautology checking algorithms for multiple-valued input binary functions and their application,” in Proc. 14th Int. Symp. Mult. Val. Logic, 1984.
19. M. R. Garey and D. S. Johnson, Computers and Intractability. San Francisco: W. H. Freeman, 1979.
20. S. J. Hong, R. G. Cain, and D. L. Ostapko, “MINI: A heuristic approach for logic minimization,” IBMJ J. Res. Develop., 443–458, Sept. 1974.
21. J. P. Roth, Computer Logic, Testing, and Validation. Rockville, MD: Computer Science Press, 1980.
22. T. Sasao, “Corrections and addition to input variable assignment and output phase optimization of PLA's,” private communication.
23. P. Simanyi, “POP reference manual,” in Berkeley CAD Tools Manual. Univ. of California, Berkeley, Sept. 1983.
24. M. R. Dagenais, V. K. Agarwal, and N. C. Rumin, “McBoole: A new procedure for exact logic minimization,” IEEE Trans. Computer-Aided Design, vol. CAD-5, pp. 229–238, Jan. 1986.
25. T. Sasao, “Comparison of minimization algorithms for multiple-valued expressions,” Draft, 1982.
26. R. Katz, et al., “Design decisions in SPUR,” COMPUTER, pp. 8- 22, Nov. 1986.