Doing two-level logic minimization 100 times faster

Proceedings of the Annual ACM-SIAM Symposium on Discrete Algorithms

Volumn , Issue , 1995, Pages 112-121

  Coudert, Olivier ^a  

^a SYNOPSYS INC   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BOOLEAN FUNCTIONS; LOGIC DESIGN; LOGIC SYNTHESIS;

DISJUNCTIVE NORMAL FORM; EXPERIMENTAL EVIDENCE; MINIMAL COST; ORDERS OF MAGNITUDE; SUM OF PRODUCTS; TWO-LEVEL LOGIC MINIMIZATIONS;

COMPUTER CIRCUITS;

EID: 0003755736     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (33)

1. S. B. Akers, "Binary Decision Diagrams", IEEE Truns. on Comp., 27:509-516, 1978.
2. R. K. Brayton, G. D. Hachtel, C. T. McMullen, A. L. Sangiovanni-Vincentelli, Logic Minimization Algorithms for VLSI Synthesis, Kluwer AC. Pub., 1984.
3. R. E. Bryant, "Graph-Based Algorithms for Boolean Functions Manipulation", IEEE Trans. on Comp., 35- 8:677-692, August 1986.
4. A. K. Chandra, G. Markowsky, "On the Number of Prime Implicants", in Dis. Math., 24:7-11, 1978.
5. O. Coudert, J. C. Madre, "Implicit and Incremental Computation of Primes and Essential Primes of Boolean Functions", in Proc. of 29th Resign Aut. Conf., Anaheim CA, June 1992.
6. [c] O. Coudert, J. C. Madre, "A New Graph Based Prime Computation Technique", in Logic Synthesis and Optimization, T. Sasao Ed., Kluwer AC. Pub., pp. 33-57, 1993.
7. O. Coudert, J. C. Madre, "Fault Tree Analysis: 10" Prime Implicants and Beyond", in Proc. of Annual Reliulility und Muintainulility Symp., pp. 240-245, Atlanta GA, January 1993.
8. O. Couclert, J. C. Madre, H. Fraisse, "A New Viewpoint on Two-Level Logic Minimization", in Proc. of 30th Design Aut. Conf., Dallas TX, June 1993.
9. R. B. Cutler, S. Muroga, "Useless Prime Implicants of Incompletely Specified Multiple-Output Switching Functions", in Int '1 Jour. of Comp. and Inf. Sci., V. 9- 4, 1980.
10. J. Doyle, "A Truth Maintenance System", in Art. Int., 12:231-271, 1979.
11. J. F. Gimpel, "A Reduction Technique for Prime Implicmt Tables", in IEEE Trans. on Elec. Comp., 14:535-541, 1965.
12. D. F. Hasl, "Advanced Concepts in Fault Tree Analysis", in, Proc. of System Safety Symp., Seattle WA, June 1965.
13. S. J. Hong, R. G. Cain, D. L. Ostapko, "MINI: A Heuristic Approach for Logic Minimization", in IBM Jour. R&D, pp. 443-458, 1974.
14. S. J. Hong, S. Muroga, "Absolute Minimization of Completely Specified Switching Functions", in IEEE Trurw. on Comp., 40:53-65, 1991.
15. J. De Kleer, B. C. Williarns, "Diagnosing Multiple Faults", in Art. Int., 32:97-130, 1987.
16. E. L. Jr. McCluskey, "Minimization of Boolean Functions", in Bell Sys. Tech. Jour., 35:1417-1444, April 1959.
17. P. C. McGeer, J. Sanghavi, R. K. Brayton, A. L. Sangiovanni-Vincentelli, "ESPRESSO-SIGNATURE: A New Exact Minimizer fo Logic Functions", in IEEE Tmns. on VLSI, l-4:432440, Dec. 1993.
18. C. McMullen, J. Shearer, "Prime Implicants, Minimum Covers, and the Complexity of Logic Simplification", in IEEE Tmns. on Comp., 35:761-762, Aug. 1986.
19. J. C. Madre, J. P. Billon, "Proving Circuit Correctness using Formal Comparison Between Expected and Extracted Behaviour", in Proc. of the 25th Design Aut. Conf., Anaheim CA, July 1988.
20. J. C. Madre, O. Coudert, "A Logically Complete Reasoning Maintenance System Based on 'Logical Constrain Solver", in Proc. of ht? Join Conf. on Art. ht., Sydney, Australia, August 1991.
21. S. Minato, "Zero-Supressed BDDs for Set Manipulation in Combinatorial Problems", in Proc. of 80th Design Aut. Conf., Dallas TX, June 1993.
22. I. B. Pyne, E. L. McCluskey, "An Essay on prime Implicant tables", SIAM, 9:604-632, 1961.
23. W. V. O. Quine, "The problem of Simplifying Truth Functions", in Am. Math. Month., 59:521-531, 1952.
24. W. V. O. Quine, "On Cores and Prime Irnplicants of Truth Functions", in Am. Math. Month., 66:755-760, 1959.
25. R. Reiter, J. de Kleer, "Foundations for Assumption- Based Truth Maintenance Systems" in Proc. of AAAI National Conf.'87, pp. 183-188, Seattle WA, July 1987.
26. S. Robinson, R. House"Gimpel's Reduction Technique Extended to the Covering Problem With Costs", in IEEE Tmns. on Elec. Comp., 16:509-514, Aug. 1967.
27. R. L. Rudell, A. L. Sangiovanni-Vincentelli, "Multiple Valued Minimization for PLA Optimization", in IEEE Trans. on CAD, 6-5:727-750, Sept. 1987.
28. R. L. Rudell, Logic Synthesis for VLSI Design, PhD thesis, UCB/ERL M89/49, 1989.
29. J. Sanghavi, personal communication, June 1994.
30. T. Sasao, UAn Application of Multiple-Valued Logic to a Design of Programmable Logic Arrays", Proc. of Int '1 Symp. on Multiple- Valued Logic, 1978.
31. C. E. Shannon, "The Synthesis of Two-Termi& Switching Function", in Bell Sys. Tech. JOUF., 2011:59- 98, 1949.
32. G. M. Swamy, P. McGeer, R. K. Brayton, "A Fully Quine-McCluskey Procedure using BDD's", in Proc. of Int'l Workshop on Logic Synthesis, Lake Tahoe CA, May 1993.
33. S. Yang, Logic Synthesis and Optimization Benchmurks User Guide, Microelectronics Center of North Carolina, January 1991.