A novel high-speed sense amplifier for Bi-NOR flash memories

IEEE Journal of Solid-State Circuits

Volumn 40, Issue 2, 2005, Pages 515-521

  Chung, Chiu Chiao ^a   Lin, Hongchin ^a   Lin, Yen Tai ^b  

^a NATIONAL CHUNG HSING UNIVERSITY   (Taiwan)

^b eMemory Technology Inc   (Taiwan)

Author keywords

Advanced cross couple; Bi NOR; Clamping transistor; Flash memory; FN tunneling; Mismatch; Threshold voltage

Indexed keywords

CAPACITORS; CLAMPING DEVICES; CMOS INTEGRATED CIRCUITS; DYNAMIC RANDOM ACCESS STORAGE; MOSFET DEVICES; STATIC RANDOM ACCESS STORAGE; THRESHOLD VOLTAGE;

ADVANCED CROSS-COUPLE; BI-NOR; CLAMPING TRANSISTORS; FN TUNNELING; MISMATCH;

FLASH MEMORY;

EID: 13444310854     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2004.840965     Document Type: Article

References (15)

1. J.-S. Wang and H.-Y. Lee, "A new current-mode sense amplifier for low-voltage low-power SRAM design," in Proc. IEEE Int. ASIC Conf., Sep. 1998, pp. 163-167.
2. S.-M. Yoo et al., "New current-mode sense amplifier for high density DRAM and PIM architectures," in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS), vol. 4, May 2001, pp. 938-941.
3. S. M. Wang and C. Y. Wu, "Full current-mode techniques for high-speed CMOS SRAMs," in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS), vol. 4, May 2002, pp. 580-582.
4. H. Onoda et al., "A novel cell structure suitable for a 3-V operation sector erase flash memory," in IEDM Tech. Dig., Dec. 1992, pp. 599-602.
5. 2 contactless memory cell technology for a 3 V only 64 M bit EEPROM," in IEDM Tech. Dig., Dec. 1992, pp. 991-993.
6. C. -S. E. Yang, C. -J. Liu, T. -S. Chao, M. -C. Liaw, and C. -H. C. Hsu, "Novel bi-directional tunneling NOR (Bi-NOR) type 3-D flash memory cell," in Symp. VLSI Tech. Dig., 1999, pp. 85-86.
7. H.-F. A. Chou et al., "Comprehensive study on a novel bidirectional tunneling program/erase NOR-type (BiNOR) 3-D flash memory cell," IEEE Trans. Electron Devices, vol. 48, no. 7, pp. 1386-1393, Jul. 2001.
8. C. Calligaro, P. Rolandi, N. Telecco, and G. Torelli, "A current-mode sense amplifier for low voltage nonvolatile memories," in Innovative System in Silicon Conf. Proc., 1996, pp. 141-147.
9. A. Chrisanthopoulos, Y. Moisiadis, A. Varagis, Y. Tsiatouhas, and A. Arapoyanni, "A new flash memory sense amplifier in 0.18 μm CMOS technology," in Proc. IEEE Int. Conf. Electronics, Circuits, and Systems (ICECS), vol. 2, Sep. 2001, pp. 941-944.
10. E. Seevinck, P. J. Van Beers, and H. Ontrop, "Current mode techniques for high-speed VLSI circuits with application to current sense amplifier for CMOS SRAM's," IEEE J. Solid-State Circuits, vol. 26, no. 4, pp. 525-536, Apr. 1991.
11. K. Sasaki et al., "A 7-ns 140-mW 1-Mb CMOS SRAM with current sense amplifier," IEEE J. Solid-State Circuits, vol. 27, no. 11, pp. 1511-1518, Nov. 1992.
12. T. Seki et al., "A 6-ns 1 -Mb CMOS SRAM with latched sense amplifier," IEEE J. Solid-State Circuits, vol. 28, no. 4, pp. 478-483, Apr. 1993.
13. T. N. Blalock and R. C. Jaeger, "A high-speed clamped bitline current-mode sense amplifier," IEEE J. Solid-State Circuits, vol. 26, no. 4, pp. 542-548, Apr. 1991.
14. H. Lin and F. Liang, "A high speed current-mode multi-level identifying circuit for flash memories," IEICE Trans. Electron., vol. E86-C, no. 2, pp. 229-235, 2003.
15. A. Hajimiri and R. Heald, "Design issues in cross-coupled inverter sense amplifier," in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS), vol. 2, 1998, pp. 149-152.