-
1
-
-
0029253928
-
A multilevel-cell 32Mb flash memory
-
M. Bauer, R. Alexis, G. Atwood, B. Baltar, A. Fazio, K. Frary, M. Hensel, M. Ishac, J. Javanifard, M. Landgraf, D. Leak, K. Loe, D. Mills, P. Ruby, R. Rozman, S. Sweha, S. Talreja, and K. Wojciechowski, "A multilevel-cell 32Mb flash memory," ISSCC Dig. Tech. Papers, pp. 132-133, 1995.
-
(1995)
ISSCC Dig. Tech. Papers
, pp. 132-133
-
-
Bauer, M.1
Alexis, R.2
Atwood, G.3
Baltar, B.4
Fazio, A.5
Frary, K.6
Hensel, M.7
Ishac, M.8
Javanifard, J.9
Landgraf, M.10
Leak, D.11
Loe, K.12
Mills, D.13
Ruby, P.14
Rozman, R.15
Sweha, S.16
Talreja, S.17
Wojciechowski, K.18
-
2
-
-
0034430972
-
2 3V 50MHz 64Mb 4-level cell NOR-type flash memory
-
2 3V 50MHz 64Mb 4-level cell NOR-type flash memory," ISSCC Dig. Tech. Papers, pp.274-275, 2000.
-
(2000)
ISSCC Dig. Tech. Papers
, pp. 274-275
-
-
Campardo, G.1
Micheloni, R.2
Commodaro, S.3
Yero, E.4
Zammabio, M.5
Mognoni, S.6
Sacco, A.7
Picca, M.8
Manstleita, A.9
Scotti, M.10
Motta, I.11
Golla, C.12
Pierin, A.13
Ohba, A.14
Fulatsuya, T.15
Makabe, R.16
Kawai, S.17
Kai, Y.18
Shimizu, S.19
Ohnakado, T.20
Sugihara, T.21
Bez, R.22
Grossi, A.23
Modelli, A.24
Khouri, O.25
Torelli, G.26
more..
-
3
-
-
0029202404
-
A new serial sensing approach for multistorage nonvolatile memories
-
C. Calligaro, V Daniele, R Gastaldi, A Manstretta, and G Torelli, "A new serial sensing approach for multistorage nonvolatile memories, " Proc. Int. Workshop on Memory Technology, Design and Testing, pp.21-26, 1995.
-
(1995)
Proc. Int. Workshop on Memory Technology, Design and Testing
, pp. 21-26
-
-
Calligaro, C.1
Daniele, V.2
Gastaldi, R.3
Manstretta, A.4
Torelli, G.5
-
4
-
-
0030690744
-
A high-speed parallel sensing scheme for multi-level nonvolatile memories
-
C. Calligaro, R. Gastaldi, A. Manstretta, and G. Torelli, "A high-speed parallel sensing scheme for multi-level nonvolatile memories," Proc. Int. Workshop on Memory Technology, Design and Testing, pp.96-101, 1997.
-
(1997)
Proc. Int. Workshop on Memory Technology, Design and Testing
, pp. 96-101
-
-
Calligaro, C.1
Gastaldi, R.2
Manstretta, A.3
Torelli, G.4
-
5
-
-
0032122730
-
Novel level-identifying circuit for flash multilevel memories
-
D. Montanari, J. Van Houdt, G. Groeseneken, and H.E. Maes, "Novel level-identifying circuit for flash multilevel memories," IEEE J. Solid-State Circuits, vol.33, no.7, pp.1090-1095, 1998.
-
(1998)
IEEE J. Solid-State Circuits
, vol.33
, Issue.7
, pp. 1090-1095
-
-
Montanari, D.1
Van Houdt, J.2
Groeseneken, G.3
Maes, H.E.4
-
6
-
-
0032632320
-
Charge-and-split sense amplifier for multilevel nonvolatile memories
-
May
-
G. Torelli, C. Calligaro, A. Manstretta, A. Pierin, and P. Rolandi, "Charge-and-split sense amplifier for multilevel nonvolatile memories," Electron. Lett., vol.35, no.10, pp.796-798, May 1999.
-
(1999)
Electron. Lett.
, vol.35
, Issue.10
, pp. 796-798
-
-
Torelli, G.1
Calligaro, C.2
Manstretta, A.3
Pierin, A.4
Rolandi, P.5
-
7
-
-
0026142035
-
A high-speed clamped bit line current-mode sense amplifier
-
T.N. Blalock and R.C. Jaeger, "A high-speed clamped bit line current-mode sense amplifier," IEEE J. Solid-State Circuits, vol.26, no.4, pp.542-548, 1991.
-
(1991)
IEEE J. Solid-State Circuits
, vol.26
, Issue.4
, pp. 542-548
-
-
Blalock, T.N.1
Jaeger, R.C.2
-
8
-
-
0031619496
-
Design issues in cross-coupled inverter sense amplifier
-
A. Hajimiri and R. Heald, "Design issues in cross-coupled inverter sense amplifier," Proc. ISCAS, vol.2, pp.149-152, 1998.
-
(1998)
Proc. ISCAS
, vol.2
, pp. 149-152
-
-
Hajimiri, A.1
Heald, R.2
|