43 Gb/s Decision Circuits in InP DHBT Technology

IEEE Microwave and Wireless Components Letters

Volumn 14, Issue 1, 2004, Pages 28-30

  Krishnamurthy, Karthikeyan ^a   Chow, Jimmy ^a   Mensa, Dino ^b   Pullela, Raja ^c  

^a GTRAN Inc   (United States)

^b NORTHROP GRUMMAN CORPORATION   (United States)

^c SKYWORKS SOLUTIONS INC   (United States)

Author keywords

Flip flops; Frequency divider; HBT; High speed integrated circuits; InP; Retimer

Indexed keywords

BANDWIDTH; BINARY SEQUENCES; BIT ERROR RATE; CAPACITANCE; CAPACITORS; CURRENT DENSITY; DEMULTIPLEXING; ELECTRIC LINES; ELECTRIC POTENTIAL; EMITTER COUPLED LOGIC CIRCUITS; FLIP FLOP CIRCUITS; FREQUENCY DIVIDING CIRCUITS; HETEROJUNCTION BIPOLAR TRANSISTORS; HIGH ELECTRON MOBILITY TRANSISTORS; INTEGRATED CIRCUITS; SEMICONDUCTING INDIUM PHOSPHIDE;

HIGH-SPEED INTEGRATED CIRCUITS; RETIMERS;

OPTICAL COMMUNICATION;

EID: 1342329456     PISSN: 15311309     EISSN: None     Source Type: Journal    
DOI: 10.1109/LMWC.2003.821504     Document Type: Article

References (11)

1. M. Sokolich, C. H. Fields, S. Thomas III, B. Shi, Y. K. Boegeman, R. Martinez, A. R. Kramer, and M. Madhav, "A low-power 72.8-GHz static frequency divider in AlInAs/InGaAs HBT technology," IEEE J. Solid-State Circuits, vol. 36, pp. 1328-1334, Sept. 2001.
2. A. Felder, M. Moller, J. Popp, J. Bock, and H.-M. Rein, "46 Gb/s DEMUX, 50 Gb/s MUX. and static frequency divider in silicon bipolar technology," IEEE J. Solid-State Circuits, vol. 31, pp. 481-486. Apr. 1996.
3. Y. Nakasha, T. Suzuki, H. Kano, K. Tsukashima, A. Ohya, K. Sawada, K. Makiyama, T. Takahashi, M. Nishi, T. Hirose, M. Takikawa, and Y. Watanabe, "A 43-Gb/s full-rate-clock 4:1 multiplexer in InP-based HEMT technology," IEEE J. Solid-State Circuits, vol. 37, pp. 1703-1709, Dec. 2002.
4. F. Buchali, W. Baumert, H. Bulow, J. Poirrier, and S. Lanne, "A40 Gb/s eye monitor and its application to adaptive PMD compensation," in 2002 Optical Fiber Conf. Tech. Dig., Mar. 2002, pp. 202-203.
5. H.-M. Rein, "Si and SiGe bipolar ICs for 10 to 40 Gb/s optical-fiber TDM links," Int. J. High Speed Electron. Syst., vol. 9, no. 2. pp. 347-383, June 1998.
6. Y. Kuriyama, T. Sugiyama, S. Hongo, J. Akagi, K. Tsuda, N. Iizuka, and M. Obara, "A 40-GHz D-type flip-flop using AlGaAs/GaAs HBTs," IEEE J. Solid-State Circuits, vol. 30, pp. 1128-1130, Oct. 1995.
7. T. Otsuji, Y. Imai, E. Sano, S. Kimura, S. Yamaguchi, M. Yoneyama, T. Enoki, and Y. Umeda, "40-Gb/s IC's for future lightwave communications systems," IEEE J. Solid-State Circuits, vol. 32, pp. 1363-1370, Sept. 1997.
8. J. Godin, M. Riet, S. Blayac, P. Berdaguer, V. Dhalluin, F. Alexandre, M. Kahn, A. Pinquier, A. Kasbari, J. Moulu, and A. Konczykowska, "InP DHBT technology and design for 40 Gbit/s full-rate-clock communication circuits," in 2002 IEEE GaAs IC Symp. Dig., Oct. 2002, pp. 215-218.
9. A. Konczykowska, F. Jorge, A. Kasbari, N. Sahri, and J. Godin, "48 Gbit/s InP DHBT MS-FF with very low time jitter," Electron. Lett., vol. 38, no. 19, pp. 1081-1083, Sept. 2002.
10. K. Ishii, H. Nosaka, M. Ida, K. Kurishima, I. Enoki, T. Shibata, and E. Sano, "High-input-sensitivity, low-power 43 Gbit/s decision circuit using InP/InGaAs DHBTs," Electron. Lett., vol. 38, no. 12, pp. 557-558, June 2002.
11. K. Krishnamurthy, R. Vetury, J. Xu, A. Shou, S. Jaganathan, K. Cheng, J. Chow, D. Mensa, L. Zhang, I. Gontijo, S. Vu, C. Winczewski, Y.-Z. Liu, R. Pullela, and M. Rodwell, "40 Gb/s TDM system using InP HBT IC technology," in 2003 IEEE MTT-S Int. Microwave Symp. Dig., June 2003, pp. 1189-1192.