-
1
-
-
0036440390
-
Wideband and ultra-dense WDM transmission technologies toward over 10-Tb/s capacity
-
Anaheim (USA), March, paper ThX5
-
K. Fukuchi, "Wideband and ultra-dense WDM transmission technologies toward over 10-Tb/s capacity", in Proc. OFC '02, Anaheim (USA), March 2002, paper ThX5, pp. 558-559.
-
(2002)
Proc. OFC '02
, pp. 558-559
-
-
Fukuchi, K.1
-
2
-
-
0033343717
-
High performance InP/InGaAs HBTs for 40 Gb/s optical transmission ICs
-
March
-
H. Masuda et al., "High Performance InP/InGaAs HBTs for 40 Gb/s Optical Transmission ICs", IEICE Trans. Electron, Vol. E82-C, No 3, pp. 419-427, March 1999.
-
(1999)
IEICE Trans. Electron
, vol.E82-C
, Issue.3
, pp. 419-427
-
-
Masuda, H.1
-
3
-
-
0035715832
-
High-speed and low-power InAlAs/InGaAs heterojunction bipolar transistors for dense ultra high speed digital applications
-
Washington, DC, (USA) Dec.
-
M. Sokolich, et al., "High-speed and low-power InAlAs/InGaAs heterojunction bipolar transistors for dense ultra high speed digital applications", in IEDM '2001 Technical Digest., Washington, DC, (USA) Dec. 2001, pp. 780-783.
-
(2001)
IEDM '2001 Technical Digest.
, pp. 780-783
-
-
Sokolich, M.1
-
4
-
-
0035942665
-
75 GHz ECL static frequency divider using InAlAs/InGaAs HBTs
-
th May
-
th May 2001, pp. 667-668.
-
(2001)
IEE Electron. Letters
, vol.37
, Issue.11
, pp. 667-668
-
-
Mathew, T.1
-
5
-
-
0037187734
-
40 Gb/s master-slave D-type flip-flop in InP DHBT technology
-
th March
-
th March 2002, pp. 330-331.
-
(2002)
IEE Electron. Letters
, vol.38
, Issue.7
, pp. 330-331
-
-
Kasbari, A.1
-
6
-
-
0035446560
-
InGaAs/InP DHBT technology and design methodology for over 40 Gbit/s optical communication circuits
-
Sept.
-
P. André et al., "InGaAs/InP DHBT Technology and Design Methodology for over 40 Gbit/s Optical Communication Circuits", IEEE Solid State Circuits, Vol. 36, No 9, Sept. 2001, pp. 1321-1327.
-
(2001)
IEEE Solid State Circuits
, vol.36
, Issue.9
, pp. 1321-1327
-
-
André, P.1
-
7
-
-
0033690211
-
Lateral design of InP/InGaAs DHBTs for 40 Gbit/s ICs
-
Williamsburg (USA), May
-
S. Blayac et al., "Lateral Design of InP/InGaAs DHBTs for 40 Gbit/s ICs", in Proc. IPRM 2000, Williamsburg (USA), May 2000, pp. 481-484.
-
(2000)
Proc. IPRM 2000
, pp. 481-484
-
-
Blayac, S.1
-
8
-
-
4243901144
-
Electrical design and layout rules for very high speed circuits
-
Espoo (Fin), 28-31 Aug.
-
P. André et al., "Electrical Design and layout rules for very high speed circuits", in Proc. ECCTD '01, Espoo (Fin), 28-31 Aug. 2001, pp. III-153-156.
-
(2001)
Proc. ECCTD '01
-
-
André, P.1
-
9
-
-
0011766247
-
Design of decision and driver circuits for 40 Gbit/s data rate optical communications
-
Phoenix (USA), 21 May -Workshop WMC
-
J. Godin, R. Lefèvre, "Design of Decision and Driver Circuits for 40 Gbit/s Data Rate Optical Communications", in Proc. IMS '2001, Phoenix (USA), 21 May 2001-Workshop WMC.
-
(2001)
Proc. IMS '2001
-
-
Godin, J.1
Lefèvre, R.2
-
10
-
-
0037030552
-
High-input-sensitivity, low power 43 Gbit/s decision circuit using InP/InGaAs DHBTs
-
th June
-
th June 2002, pp. 557-558.
-
(2002)
IEE Electron. Letters
, vol.38
, Issue.12
, pp. 557-558
-
-
Ishii, K.1
-
11
-
-
0034835510
-
Fast eye monitor for 10 Gbit/s and its application for optical PMD compensation
-
Anaheim (USA), 17-22 March, paper TuP5
-
F. Buchali et al., "Fast eye monitor for 10 Gbit/s and its application for optical PMD compensation", in Techn. Digest OFC '01, Anaheim (USA), 17-22 March 2001, paper TuP5.
-
(2001)
Techn. Digest OFC '01
-
-
Buchali, F.1
|