A low power 10-transistor full adder cell for embedded architectures

ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings

Volumn 4, Issue , 2001, Pages 226-229

  Fayed, Ayman A ^a   Bayoumi, Magdy A ^a  

^a University of Louisiana at Lafayette   (United States)

Author keywords

Addition; Full adder; low power

Indexed keywords

ADDITION; DEVELOPMENT TOOLS; EMBEDDED ARCHITECTURE; FULL ADDERS; LOW POWER; LOW-POWER CONSUMPTION; STANDARD TRANSMISSION; SWITCHING ACTIVITIES;

CELLS; CMOS INTEGRATED CIRCUITS; CYTOLOGY; LOW POWER ELECTRONICS; SPICE; TRANSISTORS;

ADDERS;

EID: 12744279044     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2001.922213     Document Type: Conference Paper

References (8)

1. Jerry Frenkil, " A Multi-Level Approach to Low-Power IC Design", IEEE Spectrum, Vol. 35, No. 2, Feb 1998.
2. N.Weste and K.Eshraghian, Principles of tie CMOS VLSI Design, A System Perspective Reading, MA:Addison-Wesley, 1993.
3. Tadahiro Kurodaand and Takyasu Sakurai, "Overview of Low-Power ULSI Circuit Techniques," EEICE Trans Electronics, Vol. E78-c, NO. 4, April 1995.
4. Jyh-Ming Wang, Sung-Chuan Fang, Wu-Shiung Feng, "New Efficient Designs for XOR and XNOR Functions on the Transistor Level" IEEE J. of Solid-State Circuits, Vol. 29, No. 7, pp. 780-786, July 1994.
5. Reto Zimmermann and Wolfgang Fichtner, "Low-Power Logic Styles: CMOS Versus Pass-Transistor Logic," IEEE J. Of Solid-State Circuits, Vol 32. No. 7, July 1997.
6. A. M. Shams and Magdy A. Bayoumi, " A Novel High-Performance CMOS 1-Bit Full Adder CelF IEEE Trans. Circuits and Systems-U, Vol.47 No.5, May 2000.
7. Abdellatif Bellauar and Mohamed I. Elmasry, Low-Power Digital VLSI Design Circuits and Systems, Kluwer Academic Publishers, 1995.
8. Sunder S.Kidambi and Fayez El-Guibaly, "Area-Efficient Multipliers for Digital Signal Processing Applications," IEEE Trans. Circuits and Systems-U, Vol.43. No.2, February 1996.