Black-bus: A new data-transfer technique using local address on networks-on-chips

Proceedings - International Parallel and Distributed Processing Symposium, IPDPS 2004 (Abstracts and CD-ROM)

Volumn 18, Issue , 2004, Pages 115-122

  Anjo, Kenichiro ^a   Yamada, Yutaka ^a   Koibuchi, Michihiro ^a   Jouraku, Akiya ^a   Amano, Hideharu ^a  

^a KEIO UNIVERSITY   (Japan)

Author keywords

Deterministic routing; Interconnection networks; Network on a Chip; On chip interconnect; Streaming processing; Systems on a Chip; Table lookup routing

Indexed keywords

BENCHMARKING; DECODING; ERROR CORRECTION; INTERCONNECTION NETWORKS; MICROPROCESSOR CHIPS; MULTIPROCESSING SYSTEMS; PACKET NETWORKS; PARALLEL PROCESSING SYSTEMS; ROUTERS; TIME DIVISION MULTIPLE ACCESS; TOPOLOGY;

DETERMINISTIC ROUTING; NETWORK-ON-A-CHIP; ON-CHIP INTERCONNECT; STREAMING PROCESSING; SYSTEMS-ON-A-CHIP; TABLE-LOOKUP ROUTING;

DATA TRANSFER;

EID: 12444268371     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (27)

1. Sonics Inc. SONICS Network Technical Overview, January 2002. available at http://www.sonicsinc.com.
2. D. Flynn. AMBA Enabling Reusable On-chip Designs. IEEE Micro, 17(4):20-27, July 1997.
3. IBM Corporation. The CoreConnect Bus Architecture, 1999. available at http://www.chips.ibm.com/products/coreconnect/index.html.
4. ARM Ltd. Multi-Layer AHB Overview, 2001. available at http://www.arm.com.
5. W.J. Dally and B. Towles. Route Packets, Not Wires: On-Chip Interconnection Networks. In Proceedings of the 38th Design Automation Conference, pages 684-689, June 2001.
6. S. L. Scott and G. T.Horson. The Cray T3E network: adaptive routing in a high performance 3D torus. In Proceedings of Hot Interconnects IV, pages 147-156, August 1996.
7. N.J.Boden and et al. Myrinet: A Gigabit-per-Second Local Area Network. IEEE Micro, 15(1):29-35, 1995.
8. J.Carbonaro and F.Verhoorn. Cavallino: The teraflops router and NIC. In Proceedings of Hot Interconnects Symposium IV, pages 157-150, August 1996.
9. I.T.Association. Infiniband architecture. specification volumen 1,release 1.0.a. available at the InfiniBand Trade Association, http://www.infinibandta. com, June 2001.
10. M.Motomura. A Dynamically Reconfigurable Processor Architecture, October 2002. presented in Micro-processor Forum.
11. Paul Master. The Age of Adaptive Computing Is Here. In Proceedings of the Field-Programmable Logic and Applications, page 1, September 2002.
12. W. Wolf. Application-Specific Networks-on-Chips. In Proceedings of SASIMI2003, pages 111-118, 2003.
13. Wai Hong Ho and Pinkston.T.M. A Methodology for Designing Efficient On-Chip Interconnects on Well-Hehaved Communication Patterns. In Proceedings of the Ninth International Symposium on High-Performance Computer Architecture, pages 377-388, February 2003.
14. W. J. Dally and C. L. Seitz. Deadlock-Free Message Routing in Multiprocessor Interconnection Networks. IEEE Transaction on Computers, 36(5):547-553, May 1987.
15. W. J. Dally and H. Aoki. Deadlock-Free Adaptive Routing in Multicomputer Networks Using Virtual Channels. IEEE Transaction on Parallel and Distributed Systems, 4(4):466-475, 1993.
16. M.Koibuchi, A.Funahashi, A.Jouraku, and H.Amano. L-turn Routing: An Adaptive Routing in Irregular Networks. In Proceedings of the International Conference on Parallel Processing, pages 374-383, September 2001.
17. Pierre Guerrier and Alain Greiner. A Generic Architecture for On-Chip Packet-Switched Interconnections. In Proceedings of the DATE'2000 Conference, pages 250-256, March 2000.
18. T. Marescaux, J-Y. Mignolet, A. Bartic, W. Moffat, D. Verkest, S. Vernalde, and R. Lauwereins. Networks on Chip as Hardware Components of an OS for Reconfigurable Systems. In Proceedings of the Field-Programmable Logic and Applications (FPL), pages 595-605, September 2003.
19. H.Singh and et.al. MorphoSys: An Intergrated Reconfigurbale System for Data-parallel and Computation Intensive Applications. IEEE Transaction on Computers, 49(5):465-481, 2000.
20. J.Duato, S.Yalamanchili, and L.Ni. Interconnection Networks: an engineering approach. Morgan Kaufmann, 2002.
21. J.C.Sancho and A.Robles. Improving the Up*/Down* Routing Scheme for Networks of Workstations. In Proceedings of the European Conference on Parallel Computing, pages 882-889, August 2000.
22. J.C.Sancho, A.Robles, and J.Duato. Effective Strategy to Compute Forwarding Tables for InfiniBand Networks. In Proceedings of the International Conference on Paralel Processing, pages 48-57, January 2001.
23. D.Bailey, T.Harris, W.Saphir, R.Wijngaart, A.Woo, and M.Yarrow. The NAS Parallel Benchmarks 2.0. NAS Technical Report, NAS-95-020, December 1995.
24. W[illiam] Saphir, R[ob] Van Der Wijngaart, A[lex] Woo, and M[aurice] Yarrow. New Implementations and Results for the NAS Parallel Benchmarks 2. In 8th SIAM Conference on Parallel Processing for Scientific Computing, March 1997.
25. W.Gropp, E.Lusk, N.Doss, and A.Skjellum. A high-performance portable implementation of the mpi message passing interface standard. Parallel Computing, 22(6):789-828, September 1996.
26. K. Watanabe, T. Otsuka, J. Tsuchiya, H. Harada, J. Yamamoto, H. Nishi, T. Kudoh and H. Amano. Performance Evaluation of RHiNET-2/NI: A Network Interface for Distributed Parallel Computing Systems. In Proceedings of International Symposium on Cluster Computing and the Grid, pages 318-325, May 2003.
27. M. Koibuchi and K. Watanabe and K. Kono and A. Jouraku and A. Amano. Performance Evaluation of Routing Algorithms in RHiNET-2 Cluster. In Proceedings of IEEE International Conference on Cluster Computing, December 2003 (to be appeared).