The first real operating system for reconfigurable computers

Proceedings of the Australasian Computer Systems Architecture Conference, ACSAC

Volumn 2001-January, Issue , 2001, Pages 130-137

  Wigley, G ^a   Kearney, D ^a  

^a UNIVERSITY OF SOUTH AUSTRALIA   (Australia)

Author keywords

Application software; Circuits; Computer architecture; Concurrent computing; Field programmable gate arrays; Operating systems; Programmable logic arrays; Reconfigurable logic; Resource management; Runtime

Indexed keywords

APPLICATION PROGRAMS; COMPUTATION THEORY; COMPUTER ARCHITECTURE; COMPUTER RESOURCE MANAGEMENT; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); INTEGRATED CIRCUIT DESIGN; NETWORKS (CIRCUITS); RECONFIGURABLE ARCHITECTURES; RECONFIGURABLE HARDWARE; SOFTWARE TESTING;

CONCURRENT COMPUTING; PROGRAMMABLE LOGIC ARRAY; RECONFIGURABLE LOGIC; RESOURCE MANAGEMENT; RUNTIMES;

COMPUTER OPERATING SYSTEMS;

EID: 84949525765     PISSN: 15300927     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ACAC.2001.903375     Document Type: Conference Paper

References (14)

1. Trimberger, S. A Time-Multiplexed FPGA. Proceedings FPGAs for Custom Computing Machines, FCCM 97, IEEE Cmputer Society, 1997.
2. Xilinx. XC6200 Field Programmable Gate Arrays. Xilinx, Inc., April 1997
3. th Australasian Conference on Parallel and Real-Time Systems, pages 286-297, Singapore, September 1997. Springer-Verlag.
4. th International Workshop on Field Programmable Logic, FPL 97, September 1997.
5. th International Workshop, FPL 96 Proceedings, pages 327-336, September 1996.
6. Diessel, O, and Kearney, D, and Wigley, G. A Web-Based Multiuser Operating System for Reconfigurable Computing. Proceedings of IPPS/SPDP'99 Parellel and Distributed Processing, pages 579-587, Germany, 1999. Springer-Verlag.
7. th Australasian Computer Architecture Conference, January 1999.
8. Alpert, C.J. and Kahng, A. B, Recent developments in netlist partitioning: a survey. Integration: the VLSI Journal 19 (1995) 1-81
9. Krishnamurthy, B. An Improved Min-Cut Algorithm For Partitioning VLSI Networks. IEEE Transactions on Computers, Vol, C-33, No. 5, 1984, pp 438-446.
10. Xilinx. Virtex-II Architecture Preview, http://www-xilinx.com/products/virtex/ss-vir2.htm
11. Gajjala Purna, K. M. and Bhatia, D, Temporal Partitioning and Scheduling for Reconfigurable Computing, IEEE Symposium on FPGAs for Custom Computing Machines, FCCM '98.
12. th International Workshop on Field Programmable Logic and Applications, pp. 176-184, September 1996.
13. Ludwig, S. Hades - Fast hardware synthesis tools and a reconfigurable coprocessor, PhD Dissertation, no 12276, Swiss Federal Institute of Technology, Zurich, 1997.
14. th Australasian Computer Architecture Conference, January 2000.