Accelerator Validation of an FPGA SEU Simulator

IEEE Transactions on Nuclear Science

Volumn 50, Issue 6 I, 2003, Pages 2147-2157

  Johnson, Eric ^a,b   Caffrey, Michael ^a   Graham, Paul ^a   Rollins, Nathan ^c   Wirthlin, Michael ^c  

^a LOS ALAMOS NATIONAL LABORATORY   (United States)

^b BRIGHAM YOUNG UNIVERSITY   (United States)

^c Department of Electrical and Computer Engineering   (United States)

Author keywords

Dynamic testing; Field programmable gate array (FPGA); Proton accelerator; Radiation; Simulator; Single event upset (SEU)

Indexed keywords

COMPUTER SIMULATION; COSTS; ERROR ANALYSIS; IRRADIATION; PARTICLE ACCELERATORS; PROTON BEAMS; RADIATION; SIMULATORS;

DYNAMIC TESTING; SINGLE EVENT UPSET (SEU);

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 1242287923     PISSN: 00189499     EISSN: None     Source Type: Journal    
DOI: 10.1109/TNS.2003.821791     Document Type: Conference Paper

References (9)

1. M. Caffrey, "A space-based reconfigurable radio," in Proc. Int. Conf. Engineering of Reconfigurable Systems and Algorithms (ERSA), T. P. Plaks and P. M. Athanas, Eds., Las Vegas, NV, June 2002, pp. 49-53.
2. E. Fuller, M. Caffrey, A. Salazar, C. Carmichael, and J. Fabula, "Radiation testing update, SEU mitigation, and availability analysis of the Virtex FPGA for space reconfigurable computing," in Proc. MAPLD, Laurel, MD, Sept. 2000, pp. 30.1-30.11.
3. P. Graham, M. Caffrey, D. E. Johnson, N. Rollins, and M. Wirthlin, "SEU mitigation for half-latches in Xilinx Virtex FPGAs," IEEE Trans. Nucl. Sci., vol. 50, pp. 2139-2146, Dec. 2003.
4. P. Graham, M. Caffrey, M. Wirthlin, E. Johnson, and N. Rollins, "Reconfigurable computing in space: From current technology to reconfigurable systems-on-a-chip," in Proc. 24th Annu. IEEE Aerospace Conf., Big Sky, MT, Mar. 2003, pp. T07_0603.1-T07_0603.12.
5. E. Johnson, M. J. Wirthlin, and M. Caffrey, "Single-event upset simulation on an FPGA," in Proc. Int. Conf. Engineering of Reconfigurable Systems and Algorithms (ERSA), T. P. Plaks and P. M. Athanas, Eds., Las Vegas, NV, June 2002, pp. 68-73.
6. M. Wirthlin, E. Johnson, N. Rollins, M. Caffrey, and P. Graham, "The reliability of FPGA circuit designs in the presence of radiation induced configuration upsets," in Proc. IEEE Symp. FPGAs for Custom Computing Machines (FCCM '03), Napa, CA, Apr. 2003.
7. SLAAC-IV User VHDL Guide, 0.3.1 ed., USC-ISI East, 2000.
8. M. Geaorge and P. Alfke, "Linear Feedback Shift Registers in Virtex Devices," Xilinx Corp., San Jose, CA, xAPP210 (v1.0), 2001.
9. C. Carmichael, M. Caffrey, and A. Salazar, "Correcting Single-Event Upsets Through Virtex Partial Configuration," Xilinx Corp., San Jose, CA, xAPP216 (v1.0), 2000.