Segmented channel routability via satisfiability

ACM Transactions on Design Automation of Electronic Systems

Volumn 9, Issue 4, 2004, Pages 517-528

  Hung, William N N ^a,f   Song, Xiaoyu ^b   Aboulhamid, El Mostapha ^c   Kennings, Andrew ^d   Coppola, Alan ^e  

^a INTEL CORPORATION   (United States)

^b PORTLAND STATE UNIVERSITY   (United States)

^c UNIVERSITÉ DE MONTRÉAL   (Canada)

^d UNIVERSITY OF WATERLOO   (Canada)

^e CYPRESS SEMICONDUCTOR   (United States)

^f Synplicity Inc   (United States)

Author keywords

Satisfiability

Indexed keywords

EID: 12344318897     PISSN: 10844309     EISSN: 10844309     Source Type: Journal    
DOI: 10.1145/1027084.1027090     Document Type: Article

References (21)

1. ACTEL CORPORATION 1991. ACT Family FPGA Databook. Actel Corporation.
2. ALOUL, F. A., RAMANI, A., MARKOV, I. L., AND SAKALLAH, K. A. 2002. Solving difficult SAT instances in the presence of Symmetry. In Proceedings of the Design Automation Conference. 731-736.
3. BROWN, S., ROSE, J., AND VRANESIC, Z. G. 1992. A detailed router for field programming gate arrays. IEEE Trans. CAD 11, 620-628.
4. DEVADAS, S. 1989. Optimal layout via Boolean satisfiability. In Proceedings of the ACM / IEEE ICCAD. ACM, New York, 294-297.
5. JUNTTILA, T. AND NIEMELA, I. 2000. Towards an efficient tableau method for Boolean circuit satisfiability checking. In Proceedings of the 1st International Conference on Computational Logic, J. L. et al., Ed. Lecture Notes in Artificial Intelligence, vol. 1861. Springer-Verlag, New York, 553-567.
6. LIMIEUX, G. AND BROWN, S. 1993. A detailed router for allocating wire segments in FPGAs. In Proceedings of the ACM Physical Design Workshop. ACM, New York.
7. MASSOUD, P., NOBANDEGANI, B., AND PREAS, B. 1994. Design and analysis of segmented routing channels for row-based FPGA's. IEEE Trans. CAD 13, 12.
8. MOSKEWICZ, M., MADIGAN, C., ZHAO, Y., ZHANG, L., AND MALIK, S. 2001. Chaff: Engineering an efficient SAT solver. In Proceedings of the Design Automation Conference.
9. NAM, G., ALOUL, F., SAKALLAH, K., AND RUTENBAR, R. 2001. A comparative study of two Boolean formulations of FPGA Detailed routing constraints. In Proceedings of the ACM International Symposium on Physical Design. ACM, New York, 222-227.
10. NAM, G., SAKALLAH, K., AND RUTENBAR, R. 1999. Satisfiability-based detailed FPGA routing. In Proceedings of the IEEE International Conference on VLSI Design. IEEE Computer Society Press, Los Alamitos, Calif.
11. ROY, K. 1993. A bounded search algorithm for segmented channel routing for FPGA's and associated channel architecture issues. IEEE Trans. CAD 12, 11, 1695-1705.
12. ROYCHOWDHURY, V. P., GREENE, J., AND GAMAL, A. E. 1993. Segmented channel routing. IEEE Trans. CAD 12, 1, 79-95.
13. SONG, X., HUNG, W. N. N., MISHCHENKO, A., CHRZANOWSKA-JESKE, M., COPPOLA, A., AND KENNINGS, A. 2003. Board-level multiterminal net assignment for the partial cross-bar architecture. IEEE Trans. VLSI Syst. 11, 3 (June), 511-514.
14. THAKUR, S., CHANG, Y. W., WONG, D. F., AND MUTHUKRISHNAN, S. 1997. Algorithms for an FPGA switch module problem with application to global routing. IEEE Trans. CAD 16.
15. TRIMBERGER, S. 1995. Effects of FPGA Architecture on FPGA Routing. In Proceedings of the ACM / IEEE Design Automation Conference. ACM, New York.
16. WOOD, R. G. AND RUTENBAR, R. A. 1998. FPGA routing and routability estimation via Boolean satisfiability. IEEE Trans. VLSI Syst. 6, 2.
17. WU, Y. L. AND MAREK-SADOWSKA, M. 1993. Graph based analysis of FPGA routing. In Proceedings of the European Design Automation Conference. 104-109.
18. XU, H., RUTENBAR, R. A., AND SAKALLAH, K. 2003. sub-SAT: A formulation for relaxed Boolean satisfiability with applications in routing. IEEE Trans. CAD, 635-638.
19. YANG, C., CHEN, S., HO, J., AND TSAI, C. 2000. Efficient routability check algorithms for segmented channel routing. ACM Trans. Design Automat. Electron. Syst. 5, 3, 735-747.
20. ZHANG, L., MADIGAN, C. F., MOSKEWICZ, M. W., AND MALIK, S. 2001. Efficient conflict driven learning in a Boolean satisfiability solver. In Proceedings of the International Conference on Computer-Aided Design. 279-285.
21. ZHU, K. AND WONG, D. F. 1992. On channel segmentation design for row-based FPGAs. In Proceedings of the International Conference on Computer-Aided Design.