High temperature experiments using programmable transistor array

IEEE Aerospace Conference Proceedings

Volumn 4, Issue , 2004, Pages 2437-2447

  Zebulum, Ricardo S ^a   Guo, Xin ^b   Keymeulen, Didier ^a   Ferguson, M Ian ^a   Duong, Vu ^a   Stoica, Adrian ^a  

^a CALIFORNIA INSTITUTE OF TECHNOLOGY   (United States)

^b Chromatech   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EVOLUTIONARY CIRCUIT DESIGN; EVOLVABLE HARDWARE (EHW); FIELD PROGRAMMABLE TRANSISTOR ARRAY (FPTA); RECONFIGURABLE HARDWARE (RH);

COSTS; EVOLUTIONARY ALGORITHMS; LEAKAGE CURRENTS; LOGIC DESIGN; LOGIC GATES; NETWORKS (CIRCUITS); SILICON CARBIDE; TOPOLOGY; TRANSCONDUCTANCE; TRANSISTORS;

CMOS INTEGRATED CIRCUITS;

EID: 11244334275     PISSN: 1095323X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/AERO.2004.1368038     Document Type: Conference Paper

References (9)

1. Proceedings of the NASA/JPL Conference on Electronics for Extreme Environments, Feb. 9-11, 1999; Pasadena, CA. In http://extremeelectronics.jpl.nasa.gov/conference".
2. Wondrak, W. Physical Limits and Lifetime, "Limitations of Semicondctor Devices at High Temperatures", Microelectronics Reliability 39 (1999) 1113-1120.
3. J. Haslett, F. Trofimenkoff, I. Finvers, F. Sabouri, and R. Smallwood, "High Temperature Electronics Using Silicon Technology", 1996 IEEE Solid State Circuits Conference, pp. 402-403.
4. Shoucair, F., "Design considerations in high temperature analog MOS integrated circuits". IEEE Transactions on Components, Hybrids, and Manufacturing Technology, 9(3):242, 1986.
5. Mizuno, K., N. Ohta, F. Kitagawa, H., Nagase, E., "Analog CMOS Integrated Circuits for High-Temperature Operation with Leakage Current Compensation", 4th International High Temperature Electronics Conf., Albuquerque, p. 41, 1998.
6. F. Shi, "Analyzing Bias Cancellation Techniques for High temperature Analog Applications", 4th International High Temperature Electronics Conf., Albuquerque, pp. 172-175, 1998.
7. A. Stoica, "Toward evolvable hardware chips: experiments with a programmable transistor array", Proceedings of 7th International Conference on Microelectronics for Neural, Fuzzy and Bio-Inspired Systems, Granada, Spain, April 7-9, IEEE Comp Sci. Press, 1999, 156-162.
8. A. Stoica, R. Zebulum, D. Keymeulen, R. Tawel, T. Daud, and A. Thakoor, "Reconfigurable VLSI Architectures for Evolvable Hardware: from Experimental Field Programmable Transistor Arrays to Evolution-Oriented Chips", IEEE Transactions on VLSI Systems, February 2001,227-232.
9. A. Stoica, D. Keymeulen, and R. Zebulum, "Evolvable Hardware Solutions for Extreme Temperature Electronics", Third NASA/DoD Workshop on Evolvable Hardware, Long Beach, July, 12-14, 2001, (pp.93-97), IEEE Computer Society.