A novel digitally-controlled varactor for portable delay cell design

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

Volumn E87-A, Issue 12, 2004, Pages 3324-3326

  Chen, Pao Lung ^a,b   Chung, Ching Che ^a   Lee, Chen Yi ^a  

^a NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

^b CHIN MIN INSTITUTE OF TECHNOLOGY   (Taiwan)

Author keywords

Cell based; DCO; Digitally controlled varactor (DCV); DLL; Portable delay element

Indexed keywords

CAPACITANCE; CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; DELAY CIRCUITS; DIGITAL CONTROL SYSTEMS; INTEGRATED CIRCUIT LAYOUT; LOGIC GATES;

CELL-BASED; DELAY LOCKED LOOPS (DLL); DIGITALLY-CONTROLLED OSCILLATOR (DCO); DIGITALLY-CONTROLLED VARACTOR (DCV); PORTABLE DELAY ELEMENT;

VARACTORS;

EID: 11144332005     PISSN: 09168508     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (7)

1. E. Roth, M. Thiemann, N. Felber, and W. Fichtner, "A delay-line based DCO for multimedia applications using digital standard cells only," ISSCC Digest of Technical Papers, Session 24, pp.432-433, Feb. 2003.
2. C.-C. Chung and C.-Y. Lee, "An all digital phase-locked loop for high-speed clock generation," IEEE J. Solid-State Circuits, vol.38, no.2, pp.347-351, Feb. 2003.
3. M.G. Johnson and E.L. Hudson, "A variable digital delay line PLL for CPU-coprocessor synchronization," IEEE J. Solid-State Circuits, vol.23, no.10, pp.1218-1223, Oct. 1988.
4. P. Raha, S. Randall, R. Jennings, B. Helmick, A. Amerasekera, and B. Haroun, "A robust digital delay line architecture in A 0.13 μm CMOS technology node for reduced design and process sensitivities," Proc. ISQED, pp.148-153, March 2002.
5. T. Olsson and P. Nilsson, "Portable digital clock generator for digital signal processing applications," Electron. Lett., vol.39, pp.1372-1374, Sept. 2003.
6. H. Noda, M. Aoki, H. Tanaka, and O. Nagashima, "An on-chip clock-adjusting circuit with sub-100-ps resolution for a high-speed DRAM interface," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol.47, no.8, pp.771-775, Aug. 2000.
7. J.M. Rabaey, Digital Integrated Circuits - A Design Perspectives, Prentice Hall, New Jersey, 1996.