|
Volumn 3, Issue , 2004, Pages
|
Guidelines for the noise optimization of 0.18μm CMOS tuned LNAs
|
Author keywords
[No Author keywords available]
|
Indexed keywords
AMPLIFIERS (ELECTRONIC);
ELECTRIC CONDUCTANCE;
ELECTRIC IMPEDANCE;
ENERGY UTILIZATION;
MONOLITHIC MICROWAVE INTEGRATED CIRCUITS;
OPTIMIZATION;
PARAMETER ESTIMATION;
SPURIOUS SIGNAL NOISE;
INPUT ADMITTANCE;
LOW-NOISE AMPLIFIERS (LNA);
NOISE PARAMETERS;
SPECTRAL POWER;
CMOS INTEGRATED CIRCUITS;
|
EID: 11144257891
PISSN: 15483746
EISSN: None
Source Type: Conference Proceeding
DOI: None Document Type: Conference Paper |
Times cited : (4)
|
References (9)
|