Layout-oriented synthesis of high performance analog circuits

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2000, Pages 53-57

  Dessouky, Mohamed ^a   Louërat, Marie Minerve ^a   Porte, Jacky ^b  

^a SORBONNE UNIVERSITÉ   (France)

^b TELECOM PARISTECH   (France)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG CIRCUIT SIZING; CIRCUIT SIZING; LAYOUT GENERATIONS; LAYOUT PARASITICS; OVERALL DESIGN; PHYSICAL LAYOUT;

DESIGN; EXHIBITIONS; KNOWLEDGE BASED SYSTEMS;

ANALOG CIRCUITS;

EID: 11144241239     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2000.840015     Document Type: Conference Paper

References (10)

1. J. M. Cohn, R. A. Rutenbar, and L. R. Carley. KOAN/ANAGRAM II: New Tools for Device-Level Analog Placement and Routing. IEEE J. of Solid-State Circuits, 26(3):330-342, Mar. 1991.
2. J. D. Conway and G. G. Schrooten. An Automatic Layout Generator for Analog Circuits. In Proc. European Design Automation Conf., pages 513-519, 1992.
3. M. G. R. Degrauwe and et al. IDAC: An Interactive Design Tool for Analog CMOS Circuits. IEEE J. of Solid-State Circuits, 22(6):1106-1115, Dec. 1987.
4. K. Lampaert, G. Gielen, andW. M. Sansen. A Performance- Driven Placement Tool for Analog Integrated Circuits. IEEE J. of Solid-State Circuits, 30(7):773-780, July 1995.
5. E. Malavasi, E. Charbon, E. Felt, and A. Sangiovanni-Vincentelli. Automation of ICL Layout with Analog Constraints. IEEE Trans. Computer-Aided Design, 15(8):923- 942, Aug. 1996.
6. E. Malavasi and D. Pandini. Optimum CMOS Stack Generation with Analog Constraints. IEEE Trans. Computer-Aided Design, 14(1):107-122, Jan. 1995.
7. E. S. Ochotta, R. A. Rutenbar, and L. R. Carley. Synthesis of high-performace analog circuits in ASTRX/OBLX. IEEE Trans. Computer-Aided Design, 15(3):273-294, Mar. 1996.
8. H. Onodera, H. Kanbara, and K. Tamaru. Operational- Amplifier Compilation with Performance Optimization. IEEE J. of Solid-State Circuits, 25(2):466-473, Apr. 1990.
9. B. R. Owen, R. Duncan, S. Jantzi, C. Ouslis, S. Rezania, and K. Martin. BALLISTIC: An Analog Layout Language. In Proc. IEEE Custom Integrated Circuits Conf., 1995.
10. M. Wolf and U. Kleine. Reliability Driven Module Generation for Analog Layouts. In Proc. Int. Symposium on Circuits and Systems, pages 412-415, June 1999.