The energy impact of aggressive loop fusion

Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT

Volumn , Issue , 2004, Pages 153-164

  Zhu, Yongkang ^a   Magklis, Grigorios ^b   Scott, Michael L ^a   Ding, Chen ^a   Albonesi, David H ^a  

^a University of Rochester   (United States)

^b INTEL CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DYNAMIC VOLTAGE SCALING (DVS); ENERGY OPTIMIZATION; ENERGY SAVINGS; LOOP FUSION;

ENERGY EFFICIENCY; ENERGY UTILIZATION; HEAT LOSSES; MATHEMATICAL MODELS; PROGRAM COMPILERS; SERVERS;

PROGRAM PROCESSORS;

EID: 10444237918     PISSN: 1089795X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PACT.2004.1342550     Document Type: Conference Paper

References (34)

1. J. R. Allen, D. Callahan, and K. Kennedy. Automatic Decomposition of Scientific Programs for Parallel Execution. In Proc., 14th Annual ACM Symp. on Principles of Programming Languages, Jan. 1987.
2. J. R. Allen and K. Kennedy. Vector Register Allocation. IEEE Trans. on Computers, Oct. 1992.
3. R. Allen and K. Kennedy. Optimizing Compilers for Modern Architectures: A Dependence-based Approach, Morgan Kaufmann Publishers, Oct. 2001.
4. D. Brooks, V. Tiwari, and M. Martonosi. Wattch: A Framework for Architectural-Level Analysis and Optimization. In Proc., 27th Intl. Symp. on Computer Architecture, June 2000.
5. T. Burd and R. Brodersen, Processor Design for Portable Systems. Journal of LSI Signal Processing, Aug./Sept. 1996.
6. D. Burger and T. Austin. The SimpleScalar Tool Set, Version 2.0. Technical Report 1342, Dept. of Computer Science, University of Wisconsin-Madison, June 1997.
7. D. Callahan, J. Cocke, and K. Kennedy. Estimating Interlock and Improving Balance for Pipelined Machines. Journal of Parallel and Distributed Computing, Aug. 1988.
8. S. Carr and K. Kennedy. Improving the Ratio of Memory Operations to Floating-Point Operations in Loops. ACM Trans. on Programming Languages and Systems, Nov. 1994.
9. S. Carr, K. S. McRinley, and C.-W. Tseng. Compiler Optimizations for Improving Data Locality. In Proc., 6th Intl. Conf. on Architectural Support for Programming Languages and Operating Systems, Oct. 1994.
10. L. T. Clark. Circuit Design of XScale™ Microprocessors. In 2001 Symp. on VLSI Circuits, Short Course on Physical Design for Low-Power and High-Performance Microprocessor Circuits, June 2001.
11. C. Ding and K. Kennedy. Resource Constrained Loop Fusion. Unpublished manuscript, Oct. 2000.
12. C. Ding and K. Kennedy. Improving Effective Bandwidth through Compiler Enhancement of Global Cache Reuse. Journal of Parallel and Distributed Computing, Jan. 2004.
13. M. Fleischmann. Crusoe Power Management - Reducing the Operating Power with LongRun. In Proc., 12th HOT CHIPS Symp., Aug. 2000.
14. G. Gao, R. Olsen, V. Sarkar, and R. Thekkath. Collective Loop Fusion for Array Contraction. In Proc., 5th Workshop on Languages and Compilers for Parallel Computing, Aug. 1992.
15. C.-H. Hsu and U. Kermer. The Design, Implementation and Evaluation of a Compiler Algorithm for CPU Energy Reduction. In Proc., ACM SIGPLAN Conf. on Programming Language Design and Implementation, June 2003.
16. C.-H. Hsu, U. Kremer, and M. Hsiao. Compiler-Directed Dynamic Frequency and Voltage Scaling. In Proc., Workshop on Power-Aware Computer Systems, Nov. 2000.
17. T. Ishihara and H. Yasuura. Voltage Scheduling Problem for Dynamically Variable Voltage Processors. In Proc., Intl. Symp. on Low Power Electronics and Design, Aug. 1998.
18. A. Iyer and D. Marculescu. Power-Performance Evaluation of Globally Asynchronous, Locally Synchronous Processors. In Proc., 29th Intl. Symp. on Computer Architecture, May 2002.
19. J. Jensen. Sur les Fonctions Convexes et les inégalités Entre les Valeurs Moyennes. ACTA Math., 1906.
20. M. T. Kandemir, N. Vijaykrishnan, M. J. Irwin, and W. Ye. Influence of Compiler Optimizations on System Power. In Proc., 37th Conf. on Design Automation, June 2000.
21. K. Kennedy and K. S. McKinley. Typed Fusion with Applications to Parallel and Sequential Code Generation. Technical Report TR93-208, Dept. of Computer Science, Rice University, Aug. 1993. (also available as CRPC-TR94370).
22. T. Li and C. Ding. Instruction Balance and its Relation to Program Energy Consumption. In Proc., Intl. Workshop on Languages and Compilers for Parallel Computing, Aug. 2001.
23. G. Magklis, M. L. Scott, G. Semeraro, D. H. Albonesi, and S. Dropsho. Profile-based Dynamic Voltage and Frequency Scaling for a Multiple Clock Domain Processor. In Proc., 30th Intl. Symp. on Computer Architecture, June 2003.
24. J. Ng, D. Kulkarni, W. Li, R. Cox, and S. Bobholz. Inter-Procedural Loop Fusion, Array Contraction and Rotation. In Proc., Intl. Conf. on Parallel Architectures and Compilation Techniques, Sept. 2003.
25. V. S. Pingali, S. A. McKee, W. C. Hsieh, and J. B. Carter. Computation Regrouping: Restructuring Programs for Temporal Data Cache Locality. In Intl. Conf. on Supercomputing, June 2002.
26. G. Semeraro, D. H. Albonesi, S. G. Dropsho, G. Magklis, S. Dwarkadas, and M. L. Scott. Dynamic Frequency and Voltage Control for a Multiple Clock Domain Microarchitecture. In Proc., 35th Intl. Symp. on Microarchitecture, Nov. 2002.
27. G. Semeraro, G. Magklis, R. Balasubramonian, D. H. Albonesi, S. Dwarkadas, and M. L. Scott. Energy-Efficient Processor Design Using Multiple Clock Domains with Dynamic Voltage and Frequency Scaling. In Proc., 8th Intl. Symp. on High-Performance Computer Architecture, Feb. 2002.
28. B. So, M. W. Hall, and P. C. Diniz. A Compiler Approach to Fast Hardware Design Space Exploration in FPGA-based Systems. In Proc., ACM SIGPLAN Conf. on Programming Language Design and Implementation, June 2002.
29. M. M. Strout, L. Carter, and J. Ferrante. Compile-time Composition of Run-time Data and Iteration Reorderings. In Proc., ACM SIGPLAN Conf. on Programming Language Design and Implementation, June 2003.
30. L. Wang, W. Tembe, and S. Pande. A Framework for Loop Distribution on Limited Memory Processors. In Proc., Intl. Conf. on Compiler Construction, Mar. 2000.
31. M.J. Wolfe. Optimizing Supercomputers for Supercomputers. PhD thesis, Dept. of Computer Science, University of Illinois at Urbana-Champaign, Oct. 1982.
32. H. Yang, G. Gao, C. Leung, R. Govindarajan, and H. Wu. On Achieving Balanced Power Consumption in Software Pipelined Loops. In Proc., Intl. Conf. on Compilers, Architecture, and Synthesis for Embedded Systems, Oct. 2002.
33. H. Yang, G. R. Gao, A. Marquez, G. Cai, and Z. Hu. Power and Energy Impact by Loop Transformations. In Proc., Workshop on Compilers and Operating Systems for Low Power, Sept. 2001.
34. F. Yao, A. Demers, and S. Shenker. A Scheduling Model for Reduced CPU Energy. In Proc., IEEE Symp. on Foundations of Computer Science, Oct. 1995.