Inter-procedural loop fusion, array contraction and rotation

Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT

Volumn 2003-January, Issue , 2003, Pages 114-124

  Ng, J ^a   Kulkarni, Dattatraya ^a   Li, W ^a   Cox, R ^a   Bobholz, S ^a  

^a INTEL CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DIGITAL STORAGE;

ARRAY CONTRACTION; DESIGN AND IMPLEMENTATIONS; INTER-PROCEDURAL; INTER-PROCEDURAL ANALYSIS; LOOP FUSION; MOTION TECHNIQUES; SECTION ANALYSIS;

PARALLEL ARCHITECTURES;

EID: 84968854066     PISSN: 1089795X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PACT.2003.1238008     Document Type: Conference Paper

References (21)

1. D.F. Bacon et al. Compiler Transformations for High Performance Computing, ACM Computing Surveys, vol 26(4), pages 345-420,1994.
2. U Banerjee et al. Automatic program parallelization', in Proceedings of the IEEE, February 1993.
3. David Callahan, Ken Kennedy: Analysis of Interprocedural Side Effects in a Parallel Programming Environment. ICS 1987
4. A. Carle, K.D. Cooper, R.T. Hood, K.Kennedy, L.Torczon, and S.K.Warren. A practical environment for FORTRAN programming. IEEE Computer 20(11): 75-89, November 1987.
5. S. Carr, K. S. Mc Kinley, and C. Tseng. Compiler optimizations for improving data locality, Sixth International Conference on Architectural Support for Programming Languages and Operating Systems, San Jose, CA, October 1994.
6. Guang R. Gao, Russell Olsen, Vivek Sarkar, and Radhika Thekkath. Collective loop fusion for array contraction. ACAPS Technical Memo 41, School of Computer Science, McGill University, March 1992.
7. FORTRAN 95 Handbook. Complete ISO/ANSI Reference. Jeanne C. Adams etc - The MIT press.
8. Mary W. Hall et al. Interprocedural Analysis for Parallelization, Languages and Compilers for Parallel Computing, pages 61-80, 1995.
9. J. Huck, D. Morris, J. Ross, A. Knies, H. Mulder, and R. Zahir. Introducing the IA-64 Architecture. IEEE Micro, Sept-Oct 2000, 12-23.
10. R. Krishnaiyer, D. Kulkarni, D. Lavery, W. Li, C. Lim, J. Ng, D. Sehr. An Advanced Optimizer for the IA-64 Architecture. IEEE Micro, Nov-Dec 2000.
11. E Christopher Lewis, Calvin Lin, and Lawrence Snyder. The implementation and evaluation of fusion and contraction in array languages. In SIGPLAN Conference on Programming Language Design and Implementation, pages 50-59, June 1998.
12. Amy W. Lim, Shih-Wei Liao, Monica S. Lam. Blocking and Array Contraction Across Arbitrary Nested Loops Using Affine Partitioning. ACM SIGPLAN Synposium on Principles and Practices of Parallel Programming, 2001
13. David Mosberger, Larry L. Peterson, Patrick Bridges, Sean O'Malley. Analysis of Techniques to Improve Protocol Processing Latency, ACM SIGCOMM'96, Stanford University, California, August 28-30, 1996.
14. S. Muchnik. Advanced Compiler Design Implementation, Morgan Kaufman, 1997.
15. Geoff Pike and Paul N. Hilfinger. Better Tiling and Array Contraction for Compiling Scientific Programs, 15th Supercomputing, November 16-22, 2002.
16. Chen Ding, Ken Kennedy. Improving Effective Bandwidth through Compiler Enhancement of Global Cache Reuse. 2001 International Parallel and Distribute Processing Symposium.
17. Y. Song, R. Xu, C. Wang, and Z. Li. Data Locality Enhancement by Memory Reduction. 15th ACM International Conference on Supercomputing, June 2001.
18. Gautam Doshi, Rakesh Krishnaiyer and Kalyan Muthukumar. Optimizing Software Data Prefetches with Rotating Registers. Pact'01.
19. I. Kodukula, N. Ahmed and K. Pingali. Data-centric multi-level blocking. In Proceedings of the SIGPLAN '97 Conference on PLDI. June 1997.
20. W. Pugh and E. Rosser. Iteration space slicing for locality. In Proceedings of the Twelfth Workshop on Languages and Compilers for Parallel Computing, August 1999.
21. Q. Yi, V. Adve and K. Kennedy. Transforming loops to recursion for multi-level memory hierarchies. In Proceedings of SIGPLAN Conference on PLDI. June 2000.