Architectural characterization of an XML-centric commercial server workload

Proceedings of the International Conference on Parallel Processing

Volumn , Issue , 2004, Pages 292-300

  Apparao, Padma ^a   Iyer, Ravi ^a   Morin, Ricardo ^a   Nayak, Naren ^a   Bhat, Mahesh ^a   Halliwell, David ^b   Steinberg, William ^b  

^a INTEL CORPORATION   (United States)

^b Morgan Stanley ^*  (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CACHE MISS RATES; CLOCKS PER INSTRUCTION (CPI); ROUTE MESSAGES; SYMMETRIC MULTIPROCESSOR (SMP);

ARCHITECTURE; CHARACTERIZATION; COMPUTER SOFTWARE; DATABASE SYSTEMS; MULTIPROCESSING SYSTEMS; OPTIMIZATION; XML;

SERVERS;

EID: 10044234029     PISSN: 01903918     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (31)

1. A. Aboulnaga et al., "Estimating the Selectivity of XML path Expressions for Internet Scale Applications," VLDB 2001, http://www.cs.wisc.edu/niagara/papers/vldb01xmlsel.pdf
2. C. Amza, et al. "Specification and Implementation of Dynamic Web Site Benchmarks", IEEE 5th Annual Workshop on Workload Characterization, Austin, Nov. 2002.
3. L. Barroso, K. Gharachorloo, and E. Bugnion, "Memory System Characterization of Commercial Workloads," 25th International Symposium on Computer Architecture, June 1998.
4. T. Bezenek, et al. "Characterizing a JAVA implementation of TPC-W," Workshop on Computer Architecture Evaluation Using Commercial Workloads (CAECW), Jan. 2000.
5. H. Cain, et al. "An Architectural Evaluation of Java TPC-W," Proceedings of the 7th International Symposium on High-Performance Computer Architecture, January, 2001.
6. K. Chow, et al. "Enterprise Java Performance: Best Practices." Intel Technology Journal. http://developer.intel.com/technology/itj/2003/ volume07issue01/, Feb. 2003.
7. T. Fian et al., "The Design and Performance Evaluation of XML Storage Strategies," http://www.cs.wisc.edu/niagara/papers/xmlstore.pdf
8. FiX Protocol, http://www.fixprotocol.org/
9. R. Iyer, "Exploring the Cache Design Space for Web Servers" industrial track at the 15th International Parallel and Distributed Processing Symposium (IPDPS'01), May 2001.
10. R. Iyer, "CASPER: Cache Architecture, Simulation and Performance Exploration using Re-streams," Intel's Design and Test Technology Conference (DTTC), 2001.
11. R. Iyer, "On Modeling and Analyzing Cache Hierarchies using CASPER," 11th IEEE/ACM MASCOTS, Orlando, Oct 2003.
12. E. Johnson, "XML Usage Patterns," XML Europe 2001, Berlin, Germany, May 2001.
13. M. Karlsson, et al., "Memory System Behavior of Java-Based Middleware," Proc of 9th Int'l Symposium on High-Performance Computer Architecture (HPCA-9), Feb. 2003.
14. M. Marden, et al., "Comparison of Memory System Behavior in Java and Non-Java Commercial Workloads," Proc. of Computer Architecture Evaluation using Commercial Workloads (CAECW-02), Feb. 2002.
15. R Radhakrishnan and L. John, "A Performance Study of Modem Web Applications," EuroPar'99, 1999.
16. A. Snoeren et al., "Mesh-based Content Routing using XML," 18th ACM Symposium on Operating System Principles, Banff, Canada Oct 2001.
17. SPECweb99 Benchmark, http://www.specbench.org/osg/web99/
18. R. Stets, K. Gharachorloo, and L. Barroso, "A Detailed Comparison of Two Transaction Processing Workloads," 5th Annual Workshop on Workload Characterization, November 2002.
19. 'TPC-W Benchmark" available at http://www.tpc.org/tpcw/
20. XML (Extensible Markup Language), ver 1.0 (2nd edition), http://www.w3.org/TR/REC-xml
21. "Intel® VTuneTM: Visual Tuning Environment," Intel Corp., http://developer.intel.com/design/perftools/vtune/
22. Kimberly Keeton, Russell M. Clapp, Ashwini K. Nanda: Guest Editors' Introduction: Evaluating Servers with Commercial Workloads. IEEE Computer 36(2): 29-32 (2003)
23. Deborah T. Marr, et al, "Hyper-Threading Technology Architecture and Microarchitecture", Intel Technology Journal. 2002, available at http://www.intel.com/technology/itj/
24. SAX Project, http://www.saxproject.org/
25. Document Object Model (DOM) Level 1 Spec, Ver 1.0, W3C Reco, 1998, http://www.w3.org/TR/REC-DOM-Level-1/
26. XML Path Language (XPath), Ver 1.0, W3C Reco, Nov 16, 1999, http://www.w3.org/TR/xpath.html
27. XSL Transformations (XSLT), Ver 1.0, W3C Reco, Nov 16, 1999. http://www.w3.org/TR/xslt
28. David Halliwell, et al. "Java*-Based XML Processing Performs on Intel® Architecture", Intel® Developer Services, June 2003.
29. IA-32 Intel® Architecture Optimization Reference Manual, http://developer.intel.com/design/pentium4/manuals/
30. HPROF, http://java.sun.com/j2se/1.4.1/docs/guide/jvmpi/jvmpi.html
31. JDOM Project, http://www.jdom.org/