A Look at Several Memory Management Units, TLB-Refill Mechanisms, and Page Table Organizations

Operating Systems Review (ACM)

Volumn 32, Issue 5, 1998, Pages 295-306

  Jacob, Bruce L ^a   Mudge, Trevor N ^b  

^a UNIVERSITY OF MARYLAND   (United States)

^b UNIVERSITY OF MICHIGAN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 0542404031     PISSN: 01635980     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/384265.291065     Document Type: Article

References (36)

1. T. E. Anderson, et al. "The interaction of architecture and operating system design." In Proc. ASPLOS-4, April 1991, pp. 108-120.
2. A. W. Appel and K. Li. "Virtual memory primitives for user programs." In Proc. ASPLOS-4, April 1991, pp. 96-107.
3. K. Bala, M. F. Kaashoek, and W. E. Weihl. "Software prefetching and caching for translation lookaside buffers." In Proc. OSDI-1, Nov. 1994.
4. J. B. Chen, et al. "The measured performance of personal computer operating systems." In Proc. SOSP-15, December 1995, pp. 299-313.
5. J. B. Chen, A. Borg, and N. P. Jouppi. "A simulation based study of TLB performance." In Proc. ISCA-19, May 1992.
6. D. R. Cheriton, G. A. Slavenburg, and P. D. Boyle. "Software-controlled caches in the VMP multiprocessor " In Proc. ISCA-13, January 1986.
7. D. W. Clark and J. S. Emer. "Performance of the VAX-11/780 translation buffer." ACM Trans. Comp. Sys, vol. 3, no. 1, February 1985
8. H. Custer. Inside Windows NT. Microsoft Press, Redmond WA, 1993
9. D. R. Engler, S. K. Gupta, and M. F. Kaashoek. "AVM: Application-level virtual memory." In Proc. HotOS-V, May 1995.
10. D. S. Henry. "Adding fast interrupts to superscalar processors." Tech. Rep. Memo-366, MIT Computation Structures Group, December 1994.
11. M. D. Hill, et al. "Design decisions in SPUR." IEEE Computer, vol. 19, no. 11, November 1986.
12. J. Huck and J. Hays. "Architectural support for translation table management in large address space machines." In ISCA-20, May 1993.
13. B. L. Jacob and T. N. Mudge. "Software-managed address translation." In Proc. HPCA-3, February 1997, pp. 156-167.
14. B. L. Jacob and T. N. Mudge. "Virtual memory in contemporary microprocessors." IEEE Micro, vol. 18, no. 4, July/August 1998.
15. B. L. Jacob and T. N. Mudge. "Virtual memory: Issues of implementation." IEEE Computer, vol. 31, no. 6, pp. 33-43, June 1998.
16. T. L. Johnson and W.-M. W. Hwu. "Run-time adaptive cache hierarchy management via reference analysis." In Proc. ISCA-24, June 1997.
17. D. E. Knuth. The Art of Computer Programming-Volume 3 (Sorting and Searching). Addison-Wesley, 1973.
18. J. Liedtke and K. Elphinstone. "Guarded page tables on MIPS R4600." ACM Operating Systems Review, vol. 30, no. 1, pp. 4-15, January 1996.
19. C. May, et al, Eds. The PowerPC Architecture: A Specification for a New Family of RISC Processors. Morgan Kaufmann Publishers, 1994.
20. M. Moudgill and S. Vassiliadis. "Precise interrupts." IEEE Micro, vol. 16, no. 1, pp. 58-67, February 1996.
21. D. Nagle, et al. "Optimal allocation of on-chip memory for multiple-API operating systems." In Proc. ISCA-21, April 1994.
22. D. Nagle, et al. "Design tradeoffs for software-managed TLBs." In Proc. ISCA-20, May 1993.
23. R. Rashid, et al. "Machine-independent virtual memory management for paged uniprocessor and multiprocessor architectures." IEEE Transactions on Computers, vol. 37, no. 8, pp. 896-908, August 1988.
24. J. A. Rivers and E. S. Davidson. "Reducing conflicts in direct-mapped caches with a temporality-based design." In Proc. ICPP-96, Aug. 1996.
25. M Rosenblum, et al. "The impact of architectural trends on operating system performance." In Proc. SOSP-15, December 1995
26. J. E. Smith, G. E. Dermer, and M. A. Goldsmith. Computer System Employing Virtual Memory. US Patent Office, no. 4,774,659, Sep. 1988.
27. J. E. Smith and A. R. Pleszkun. "Implementing precise interrupts in pipelined processors." IEEE Trans. Computers, vol. 37, no. 5, May 1988.
28. G. S. Sohi and S. Vajapeyam. "Instruction issue logic for high-performance, interruptable pipelined processors." In ISCA-14, June '87.
29. M. Talluri and M. D. Hill. "Surpassing the TLB performance of superpages with less operating system support." In ASPLOS-6, Oct. '94.
30. M. Talluri, M. D. Hill, and Y. A. Khalidi. "A new page table for 64-bit address spaces." In Proc. SOSP-15, December 1995.
31. C. A. Thekkath and H. M. Levy. "Hardware and software support for efficient exception handling." In Proc. ASPLOS-6, October 1994.
32. G. Tyson, et al. "A modified approach to data cache management." In Proc. MICRO-28, November 1995, pp. 93-103.
33. M. Upton. Personal communication. 1997.
34. W. Walker and H. G. Cragon. "Interrupt processing in concurrent processors." IEEE Computer, vol. 28, no. 6, June 1995.
35. B. Wheeler and B. N. Bershad. "Consistency management for virtually indexed caches." In Proc. ASPLOS-S, October 1992, pp. 124-136.
36. D. A. Wood. The Design and Evaluation of In-Cache Address Translation. PhD thesis, University of California at Berkeley, 1990.