FSM decomposition by direct circuit manipulation applied to low power design

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn , Issue , 2000, Pages 351-358

  Monteiro, José C ^a   Oliveira, Arlindo L ^b  

^a INESC   (Portugal)

^b Cadence Laboratories / INESC ID   (Portugal)

Author keywords

[No Author keywords available]

Indexed keywords

DIRECT MANIPULATION; EXPLICIT TECHNIQUES; FSM DECOMPOSITION; LOW-POWER DESIGN; POWER REDUCTIONS; SEQUENTIAL LOGIC CIRCUITS; STATE TRANSITION GRAPHS; SWITCHING ACTIVITIES;

COMPUTER AIDED DESIGN; ELECTRIC POWER SUPPLIES TO APPARATUS;

LOW POWER ELECTRONICS;

EID: 0348183361     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/368434.368678     Document Type: Conference Paper

References (17)

1. M. Alidina, J. Monteiro, S. Devadas, A. Ghosh, and M. Papaefthymiou. Precomputation-Based Sequential Logic Optimization for Low Power. IEEE Transactions on VLSI Systems, 2(4):426-436, December 1994.
2. L. Benini and G. De Micheli. Transformation and Synthesis of FSMs for Low Power Gated Clock Implementation. In Proceedings of the International Symposium on Low Power Electronics and Design, pages 21-26, April 1995.
3. th Design Automation Conference, June 1998.
4. A. Chandrakasan, T. Sheng, and R. Brodersen. Low-Power CMOS Digital Design. IEEE Journal of Solid-State Circuits, 27(4):473-484, April 1992.
5. S-H. Chow, Y-C. Ho, and T. Hwang. Low Power Realization of Finite State Machines - A Decomposition Approach. ACM Transactions on Design Automation of Electronic Systems, 1(3):315-340, July 1996. (Pubitemid 126766312)
6. S. Devadas and A. Newton. Decomposition and Factorization of Sequential Finite State Machines. IEEE Transactions on Computer-Aided Design, 8(11):1206-1217, November 1989. (Pubitemid 20641282)
7. G. Hachtel, M. Hermida, A. Pardo, M. Poncino, and F. Somenzi. Re-Encoding Sequential Circuits to Reduce Power Dissipation. In Proceedings of the International Conference on Computer-Aided Design, pages 70-73, November 1994.
8. J. Hartmanis. Symbolic Analysis of a Decomposition of Information Processing. Information Control, 3:154-178, June 1960.
9. B. Kernighan and S. Lin. An Efficient Heuristic Procedure for Partitioning Graphs. The Bell System Technical Journal, pages 291-307, February 1970.
10. th Design Automation Conference, pages 758-763, June 1998.
11. F. Najm. A Survey of Power Estimation Techniques in VLSI Circuits (Invited Paper). IEEE Transactions on VLSI Systems, 2(4):446-455, December 1994.
12. nd edition, 1984.
13. E. Sentovich et al. SIS: A System for Sequential Circuit Synthesis. University of California, Berkeley, April 1992.
14. V. Tiwari, P. Ashar, and S. Malik. Guarded Evaluation: Pushing Power Management to Logic Synthesis/Design. In Proceedings of the International Symposium on Low Power Electronics and Design, pages 221-226, April 1995.
15. H. Touati, H. Savoj, B. Lin, R. Brayton, and A. Sangiovanni-Vincentelli. Implicit State Enumeration of Finite State Machines using BDD's. In Proceedings of the International Conference on Computer-Aided Design, pages 130-133, November 1990.
16. C-Y. Tsui, J. Monteiro, M. Pedram, S. Devadas, A. Despain, and B. Lin. Power Estimation Methods for Sequential Logic Circuits. IEEE Transactions on VLSI Systems, 3(3):404-416, September 1995.
17. C-Y. Tsui, M. Pedram, C-A. Chen, and A. Despain. Low Power State Assignment Targeting Two- and Multi-level Logic Implementations. In Proceedings of the International Conference on Computer-Aided Design, pages 82-87, November 1994.