Computational kernels and their application to sequential power optimization

Proceedings - Design Automation Conference

Volumn , Issue , 1998, Pages 764-769

  Benini, L ^a   De Micheli, G ^a   Lioy, A ^b   Macii, E ^b   Odasso, G ^b   Poncino, M ^b  

^a STANFORD UNIVERSITY   (United States)

^b POLITECNICO DI TORINO   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATION THEORY; EXTRACTION; HEURISTIC METHODS; LOGIC DESIGN; OPTIMIZATION;

AUTOMATIC EXTRACTION; COMPUTATIONAL KERNELS; EXTRACTION ALGORITHMS; LARGE CIRCUITS; PARALLEL IMPLEMENTATIONS; POWER OPTIMIZATION; SEQUENTIAL OPTIMIZATION; STEADY-STATE BEHAVIORS;

COMPUTER CIRCUITS; SEQUENTIAL CIRCUITS;

COMPUTATIONAL KERNELS;

EID: 0031635594     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (27)

1. G. D. Hachtel, E. Macii, A. Pardo, P. Somenzi, "Markovian Analysis of Large Finite State Machines, " IEEE Transactions on CAD, Vol. CAD-15, No. 12, pp. 1479-1493, December 1996.
2. G. D. Hachtel, F. Somenzi, Algorithms for Logic Synthesis and Verification, Kluwer Academic Publishers, 1996.
3. J. R. Burch, E. M. Clarke, K. L. McMillan, D. L. Dill, "Sequential Circuit Verification Using Symbolic Model Checking, " DAC-27, pp. 46-51, Orlando, FL, June 1990.
4. Coudert, J. C. Madre, "A Unified Framework for the Formal Verification of Sequential Circuits, " ICCAD-90, pp. 126129, Santa Clara, CA, November 1990.
5. H. Touati, H. Savoj, B. Lin, R. K. Brayton, A. Sangiovanni-Vincentelli, "Implicit Enumeration of Finite State Machines Using BDDs, " ICCAD-90, pp. 130-133, Santa Clara, CA, November 1990.
6. H. Cho, G. D. Hachtel, S. W. Jeong, B. Plessier, E. Schwarz, F. Somenzi, "ATPG Aspects of FSM Verification, " ICCAD-90, pp. 134-137, Santa Clara, CA, November 1990.
7. K. Ravi, F. Somenzi, "High-Density Reachability Analysis, " ICCAD-95, pp. 154-158, San Jose, CA, November 1995.
8. H. Cho, G. D. Hachtel, E. Macii, B. Plessier, F. Somenzi, "Algorithms for Approximate FSM Traversal Based on State Space Decomposition, ", IEEE Transactions on CAD, Vol. CAD-15, No. 12, pp. 1465-1478, December 1996.
9. G. De Micheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill, 1994.
10. C-Y. Tsui, J. Monteiro, M. Pedram, S. Devadas, A. M. De-spain, B. Lin, "Power Estimation Methods for Sequential Logic Circuits, " IEEE Transactions on VLSI, Vol. VLSI-3, No. 3, pp. 404-416, September 1995.
11. R. Bryant, "Graph-Based Algorithms for Boolean Function Manipulation, " IEEE Transactions on Computers, Vol. C-35, No. 8, pp. 79-85, August 1986.
12. M. Pedram, "Power Minimization in IC Design: Principles and Applications, " ACM Transactions on Design Automation of Electronic Systems, Vol. 1, No. 1, pp. 3-56, 1996.
13. W. Nebel and J. Mermet Editors, Low-Power Design in Deep Sub-Micron Electronics, Kluwer Academic Publishers, 1997.
14. L. Benini, G. De Micheli, Dynamic Power Management: Design Techniques and CAD Tools. Kluwer Academic Publishers, 1998.
15. M. Alidina, J. Monteiro, S. Devadas, A. Ghosh, M. Pa-paefthymiou, "Precomputation-Based Sequential Logic Optimization for Low Power, " IEEE Transactions on VLSI Systems, Vol. VLSI-2, No. 4, pp. 426-436, 1994.
16. J. Monteiro, J. Rinderknecht, S. Devadas, A. Ghosh, "Optimization of Combinational and Sequential Circuits for Low Power Using Precomputation, " 1995 Chapel Hill Conference on Advanced Research in VLSI, pp. 430-444, Chapel Hill, NC, March 1995.
17. L. Benini, G. De Micheli, E. Macii, M. Poncino, R. Scarsi, "Symbolic Synthesis of Clock-Gating Logic for Power Optimization of Control-Oriented Synchronous Networks, " EDTC-97, pp. 514-520, Paris, France, March 1997.
18. L. Benini, G. De Micheli, E. Macii, M. Poncino, R. Scarsi, "Integrating Logic-Level Power Management Techniques, " SASIMI-97, pp. 59-65, Osaka, Japan, December 1997.
19. S. H. Chow, Y. C. Ho, T. Hwang, C. L. Liu, "Lower Power Realization of Finite State Machines-A Decomposition Approach, " ACM Transactions on Design Automation of Elec-tronic Systems, Vol. 1, No. 3, pp. 315-340, July 1996.
20. L. Benini, P. Vuillod, C. Coelho, G. De Micheli, "Synthesis of Low-Power Selectively-Clocked Systems from High-Level Specification, " ISSS-96, pp. 57-62, La Jolla, CA, October 1996.
21. L. Benini, F. Vermeulen, G. De Micheli, "Finite-State Machine Partitioning for Low Power, " ISCAS-9S, Monterey, CA, May 1998, To Appear.
22. J. Monteiro, A. Ghosh, S. Devadas, K. Keutzer, J. White, "Estimation of Average Switching Activity in Combinational Logic Circuits Using Symbolic Simulation, " IEEE Trans-actions on CAD, Vol. CAD-16, No. 1, pp. 121-127, January 1997.
23. E. M. Sentovich, K. J. Singh, C. W. Moon, H. Savoj, R. K. Brayton, A. Sangiovanni-Vincentelli, "Sequential Circuits Design Using Synthesis and Optimization, " ICCD-92, pp. 328333, Cambridge, MA, October 1992.
24. F. Somenzi, CUDD: University of Colorado Decision Diagram Package, Release 2.1.2, Technical Report, Dept. of ECE, University of Colorado, Boulder, CO, April 1997.
25. F. Brglez, D. Bryan, K. Kozminski, "Combinational Profiles of Sequential Benchmark Circuits, " ISCAS-89, pp. 1929-1934, Portland, OR, May 1989.
26. A. Salz, M. Horowitz, "IRSIM: An Incremental MOS Switch-Level Simulator, " DAC-26, pp. 173-178, Las Vegas, NV, June 1989.
27. L. Benini, E. Macii, M. Poncino, "Telescopic Units: Increasing the Average Throughput of Pipelined Designs by Adaptive Latency Control", DAC-34, pp. 22-27, Anaheim, CA, June 1997.