Silicon piezoresistive stress sensors using MOS and bipolar transistors

American Society of Mechanical Engineers, EEP

Volumn 26 3, Issue , 1999, Pages 219-226

  Jaeger, R C ^a   Suhling, J C ^a   Bradley, A T ^a   Xu, J ^a  

^a NONE

Author keywords

[No Author keywords available]

Indexed keywords

EID: 0347032859     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Article

References (44)

1. Dorey, A. P. and Maddern, T. S., "The effect of strain on mos transistors," Solid-State Electronics, vol. 12, pp. 185-189, 1969.
2. Mikoshiba, H., "Stress-sensitive properties of silicon-gate MOS devices," Solid-State Electronics, vol. 24, pp. 221-232, 1981.
3. Hamada, A., Furusawa, T. and Takeda, E., "A new aspect on mechanical stress effects in scaled MOS devices," Proceedings of the 1990 Symposium on VLSI Technology, pp. 113-114, June 1990.
4. Gee, S., Doan, T. and Gilbert, K., "Stress related offset voltage shift in a precision operational amplifier," IEEE ECTC Digest, pp. 755-764, 1993.
5. Miura, H. and Nishimura, A., "Device characteristic changes caused by packaging stress," ASME AMD-Vol. 195, pp. 101-109, 1994.
6. Jaeger, R. C., Ramani, R. and Suhling, J., "Effects of stress-induced mismatches on CMOS analog circuits," Proceedings of the 1995 International VLSI TSA Symposium, Taipei, Taiwan, May 1995, pp. 354-360.
7. rd European Solid-State Circuits Conference (ESSCIRC), pp. 272-275, September 1997.
8. Ali, H., "Stress-induced parametric shift in plastic packaged devices," IEEE Transactions on Components. Packaging, and Manufacturing Technology, part B, vol. 20, no. 4, Nov 1997.
9. Spencer, J. L., Schroen, W. H., Bednarz, G. A., Bryan, J. A., Metzgar, T. D., Cleveland, R. D. and Edwards. D. R., "New quantitative measurements of ic stress introduced by plastic packages," Proceedings of the 19th Annual Reliability Physics Symposium, IEEE, pp. 74-80, 1981.
10. Edwards, D. R., Heinen, K. G., Bednarz, G. A. And Schroen, W. H., "Test structure methodology of ic package material characterization," Proceedings of the 33rd Electronic Components Conference, IEEE, pp. 386-393, 1983.
11. Edwards, D. R., Heinen, K. G., Martinez, J. E. and Groothuis, S., "Shear stress evaluation of plastic packages," Proceedings of the 37th Electronic Components Conference, IEEE, pp. 84-95, 1987.
12. S. A. Gee, V. R. Akylas, and W. F. van den Bogert, "The design and calibration of a semiconductor strain gauge array," in the Proceedings of the 1988 IEEE International Conference on Microelectronic Test Structures., 1988.
13. Gee, S. A., van den Bogert, W. F. and Akylas, V. R., "Strain-gauge mapping of die surface stresses," IEEE Transactions on Components, Hybrids, and Manufacturing Technology, Vol. 12(4), pp. 587-593, 1989.
14. Bittle, D. A., Suhling, J. C., Beaty, R. E., Jaeger, R. C. and Johnson, R. W., "Piezoresistive stress sensors for structural analysis of electronic packages," Journal of Electronic Packaging, Vol. 113(3), pp. 203-215, 1991.
15. Nguyen, L. T., Gee, S. A. and van Den Bogert, W. F., "Effects of configuration on plastic packages stress," Journal of Electronic Packaging, Vol. 113(4), pp. 397-404, 1991.
16. Miura, H., Nishimura, A., Kawai, S. and Murakami, G., "Structural effect of ic plastic package on residual stress in silicon chips," Proceedings of the 40th Electronic Components and Technology Conference, IEEE, pp. 316-321, Las Vegas, NV, May 20-23, 1990.
17. th Electronic Components and Technology Conference, pp. 124-133, Orlando, FL, June 1-4, 1993.
18. Jaeger, R. C., Suhling, J. C. and Ramani, R., "Thermally induced errors in the application of silicon piezoresistive stress sensors," in the Advances in Electronic Packaging 1993 - Proceedings of the 1993 ASME International Electronic Packaging Conference, pp. 457-470, Binghamton, NY, September 29-October 2, 1993
19. Miura, H., Kitano, M., Nishimura, A. and Kawai, S., "Thermal stress measurement in silicon chips encapsulated in ic plastic packages under thermal cycling," Journal of Electronic Packaging, Vol. 115(1), pp. 9-15, 1993.
20. Jaeger, R. C., Suhling, J. C., Carey, M. T. and Johnson, R. W., "Offaxis piezoresistive sensors for measurement of stress in electronic packaging," IEEE Transactions on Components, Hybrids, and Manufacturing Technology (CHMT- Advanced Packaging), Vol. 16(8), pp. 925-931, 1993.
21. van Gestel, R., "reliability related research on plastic ic-packages: a test chip approach," Ph.D. Thesis, Delft Technical University, Delft University Press, 1994.
22. Suhling, J. C., Cordes, R. A., Kang, Y. L., and Jaeger, R. C., "Wafer-level calibration of stress sensing test chips," in the Proceedings of the 44th Electronic Components and Technology Conference (ECTC), pp. 1058-1070, 1994.
23. Jaeger, R. C., Suhling, J. C. and Ramani, R., "Errors associated with the design, calibration and application of piezoresistive stress sensors in (100) silicon," IEEE Transactions on Components, Packaging, and Manufacturing Technology - Part B: Advanced Packaging, Vol. 17(1), pp. 97-107, 1994.
24. Jaeger, R. C., Suhling, J. C. and Anderson, A. A., "A (100) Silicon stress test chip with optimized piezoresistive sensor rosettes," in the Proceedings of 44th Electronic Components and Technology Conference (ECTC), pp. 741-749, Washington, DC, May 1-4, 1994.
25. Cordes, R. A., Suhling, J. C., Rang, Y. and Jaeger, R. C., "Optimal temperature compensated piezoresistive stress sensor rosettes," Applications of Experimental Mechanics to Electronic Packaging, ASME, EEP-Vol. 13, pp. 109-116, 1995.
26. th Electronic Components and Technology Conference, pp. 750-757, Washington, DC, May 1-4, 1994.
27. th Electronic Components and Technology Conference, pp. 294-300, Las Vegas, NV, May 21-24, 1995.
28. Sweet, J. N., Peterson, D. W., Emerson, J. A. and Burchett, S. N., "Experimental measurements and finite element calculation for liquid encapsulated atc04 assembly test chips," Applications of Experimental Mechanics to Electronic Packaging, ASME, EEP-Vol. 13, pp. 79-94, 1995.
29. Zou, Y., Suhling, J. C., Jaeger, R. C., Lin, S. T., Nguyen, L., and Gee, S., "characterization of plastic packages using (100) silicon stress test chips," Application of Experimental Mechanics to Electronic Packaging - 1997, ASME, EEP-Vol. 22, pp. 15-21, 1997.
30. Sweet, J. N., Burchett, S. N., Peterson, D. W., Hsia, A. H. and Chen, A., "Piezoresistive measurement and fem analysis of mechanical stresses in 1601 plastic quad flat packs," Proceedings of INTERpack '97, pp. 1731-1740, Kohala, HI, June 15-19, 1997.
31. Suhling, J. C., Jaeger, R. C., Lin, S. T., Moral, R. J. and Zou, Y., "Measurement of the complete stress state in plastic encapsulated packages," in the Proceedings of INTERpack '97, pp. 1741-1750, Kohala, HI, June 15-19, 1997.
32. Suhling, J. C., Jaeger, R. C., Lin, S. T., Mian, A. K. M., Cordes, R. A. and Wilamowski, B. M., "Design and calibration of optimized (111) silicon stress sensing test chips," Proceedings of Interpack '97, pp. 1723-1729, Kohala, HI, June 15-19, 1997.
33. Kang, Y., Mian, A. K. M., Suhling, J. C., and Jaeger, R. C., "Hydrostatic response of piezoresistive stress sensors," Application of Experimental Mechanics to Electronic Packaging - 1997, ASME, EEP-Vol. 22, pp. 29-36, 1997
34. Zou, Y., Suhling, J. C., Johnson, R. W. and Jaeger, R. C., "Complete stress state measurements in chip on board packages," Proceedings of MCM '98, MAPS, Denver, CO, April 15-17, 1998.
35. Bradley, A. T., Jaeger, R. C. Suhling, J. C. and Zou, Y., "Die stress characterization using CMOS FET sensors," Proceedings of the 24th European Solid-State Circuits Conference (ESSCIRC), Sept. 1998.
36. Bradley, A. T., Jaeger, R. C. Suhling, J. C. and Zou, Y., "Test chips for die stress characterization using arrays of CMOS sensors," accepted for presentation at the 1999 IEEE Custom Integrated Circuits Conference Proceedings, May 1999.
37. Mason, W. P. and Thurston, R. N., "Use of piezoresistive materials in the measurement of displacement, force, and torque," Journal of the Acoustical Society of America, vol. 29, no. 10, pp. 1096-1101, 1957.
38. Tufte, O. N. and Stelzer, E. L., "Piezoresistive properties of heavily doped n-type silicon," Physical Review, vol. 133, pp. A1705-A1716, 1964.
39. Smith, C. S., "Piezoresistance effect in germanium and silicon," Physical Review, vol. 94, pp. 42-49, 1954.
40. Kanda, Y., "A graphical representation of the piezoresistive coefficients in silicon, IEEE Trans. on Electron Devices, vol. ED-29, pp. 64-70, January 1982.
41. Dorey, A. P., "A high sensitivity semiconductor strain sensitive circuit," Solid-State Electronics, vol. 18, pp. 295-299, 1975.
42. Jaeger, R. C., Ramani, R., Suhling, J. C., and Kang, Y., "CMOS stress sensor circuits using piezoresistive field-effect transistors (PIFETs)," 1995 Symposium on VLSI Circuits Digest of Technical Papers, June 1995, pp. 43-44.
43. Ramani, R., "Active PIFET stress sensor circuits," Dissertation, Auburn University, Dec 1996.
44. Jaeger, R. C., Beaty, R. E., Suhling, J. C., Johnson, R. W. and Butler, R. D., "Evaluation of piezoresistive coefficient variation in silicon stress sensors using a four-point bending test fixture," IEEE Transactions on Components, Hybrids, and Manufacturing Technology (CHMT), Vol. 15(5), pp. 904-914, 1992.