메뉴 건너뛰기




Volumn , Issue , 2003, Pages 31-34

High speed CMOS circuits up to 40 Gb/s and 50 GHz

Author keywords

40 Gb s CMOS; 50 GHz VCO; Frequency divider; Multiplexer

Indexed keywords

DEMULTIPLEXING; FREQUENCY DIVIDING CIRCUITS; INTEGRATED CIRCUIT LAYOUT; MULTIPLEXING; VARIABLE FREQUENCY OSCILLATORS;

EID: 0346935288     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/gaas.2003.1252356     Document Type: Conference Paper
Times cited : (1)

References (10)
  • 7
    • 0034790426 scopus 로고    scopus 로고
    • A 0.13μm CMOS platform with Cu/ low-k interconnects for system on chip applications
    • IEEE
    • T. Schiml et al, "A 0.13μm CMOS Platform with Cu/ Low-k Interconnects for System On Chip Applications," VLSI Digest of Technical Papers. IEEE, 2001, pp. 101-102.
    • (2001) VLSI Digest of Technical Papers , pp. 101-102
    • Schiml, T.1
  • 8
    • 84893733287 scopus 로고    scopus 로고
    • A high sensitivity static 2:1 frequency divider up to 27 GHz in 120 nm CMOS
    • IEEE
    • H. Wohlmuth and D. Kehrer, "A High Sensitivity Static 2:1 Frequency Divider up to 27 GHz in 120 nm CMOS," European Solid-State Circuit Conference. IEEE, 2002, pp. 823-826.
    • (2002) European Solid-State Circuit Conference , pp. 823-826
    • Wohlmuth, H.1    Kehrer, D.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.