-
1
-
-
85025237869
-
Version 5.7
-
Hibbitt, Karlsson & Sorenson, Inc., RI
-
ABAQUS, 1997, Version 5.7, Theory and Users Manual, Hibbitt, Karlsson & Sorenson, Inc., RI.
-
(1997)
Theory and Users Manual
-
-
-
2
-
-
0030288956
-
Low-Cost Flip-Chip on Board
-
Baggerman, A. F. J., Caers, J. F. J. M., Wondergem, J. J., and Wagemans, A. G., 1996, “Low-Cost Flip-Chip on Board,” IEEE Transactions on Components, Packaging and Manufacturing Technology—Part B, Vol. 19, No. 4, pp. 736-746.
-
(1996)
IEEE Transactions on Components, Packaging and Manufacturing Technology—Part B
, vol.19
, Issue.4
, pp. 736-746
-
-
Baggerman, A.F.J.1
Caers, J.F.J.M.2
Wondergem, J.J.3
Wagemans, A.G.4
-
3
-
-
0031331633
-
Thermomechanical Durability Analysis of Flip Chip Solder Interconnects Without Underfill
-
November 1997, Dallas, TX
-
Darbha, K., Okura, J. H., Dasgupta, A., and Caers, J. F. J. M., 1997, “Thermomechanical Durability Analysis of Flip Chip Solder Interconnects Without Underfill,” Proceedings, ASME Winter Annual Conference: 9th Symposium on Mechanics of Surface Mount Assemblies, November 1997, Dallas, TX.
-
(1997)
Proceedings, ASME Winter Annual Conference: 9Th Symposium on Mechanics of Surface Mount Assemblies
-
-
Darbha, K.1
Okura, J.H.2
Dasgupta, A.3
Caers, J.F.J.M.4
-
4
-
-
85013292283
-
Solder Creep-Fatigue Analysis by an Energy-Partitioning Approach
-
Dasgupta, A., Oyan, C., Barker, D., and Pecht, M., 1992, “Solder Creep-Fatigue Analysis by an Energy-Partitioning Approach,” ASME Journal of Electronic Packaging, Vol. 114, pp. 152-160.
-
(1992)
ASME Journal of Electronic Packaging
, vol.114
, pp. 152-160
-
-
Dasgupta, A.1
Oyan, C.D.2
Pecht, M.3
-
5
-
-
24244475187
-
Reliability of Underfill-Encapsulated Flip-Chip Packages
-
ASME, New York
-
Doi, H., Kawano, K., and Yasukawa, A., 1997, “Reliability of Underfill-Encapsulated Flip-Chip Packages,” Proceedings, Application of Fracture Mechanics in Electronic Packaging, AMD-Vol. 222/EEP-Vol. 20, ASME, New York.
-
(1997)
Proceedings, Application of Fracture Mechanics in Electronic Packaging
, vol.20
-
-
Doi, H.1
Kawano, K.2
Yasukawa, A.3
-
6
-
-
0030245439
-
Prediciton of Thermal Fatigue for Encapsulated Flip Chip Interconnection
-
Doi, K., Hirano, N., Okada, T., Hiruta, Y., Sudo, T., and Mukai, M., 1996, “Prediciton of Thermal Fatigue for Encapsulated Flip Chip Interconnection,” Microcircuits and Electronic Packaging, Vol. 19, No. 3, pp. 231-237.
-
(1996)
Microcircuits and Electronic Packaging
, vol.19
, Issue.3
, pp. 231-237
-
-
Doi, K.1
Hirano, N.2
Okada, T.3
Hiruta, Y.4
Sudo, T.5
Mukai, M.6
-
7
-
-
0031346407
-
Some Mechanics Issues Related to the Thermomechanical Reliability of Flip Chip DCA With Underfill Encapsulation
-
Le Gall, A. C., Qu, J., and McDowell, D., 1997, “Some Mechanics Issues Related to the Thermomechanical Reliability of Flip Chip DCA With Underfill Encapsulation,” Proceedings, ASME Symposium on Application of Fracture Mechanics in Electronic Packaging, AMD-Vol. 222/EEP-Vol. 20, pp. 85-95.
-
(1997)
Proceedings, ASME Symposium on Application of Fracture Mechanics in Electronic Packaging
, vol.20
, pp. 85-95
-
-
Le Gall, A.C.1
Qu, J.2
McDowell, D.3
-
8
-
-
0032257755
-
-
paper presented at the ASME Winter Annual Conference, Anahein, CA
-
Okura, J. H., Darbha, K., Dasgupta, A., 1998, “Effect of Underfill in Flip Chip on Board Assemblies,” paper presented at the ASME Winter Annual Conference, 1998, Anahein, CA.
-
(1998)
Effect of Underfill in Flip Chip on Board Assemblies
, pp. 1998
-
-
Okura, J.H.1
Darbha, K.2
Dasgupta, A.3
-
9
-
-
0041643620
-
Effect of Material and Design Parameters on the Stresses Induced in a Direct-Chip-Attach Package During Underfill Cure
-
ASME, New York
-
Ramakrishna, K., and Johnson, Z., 1997, “Effect of Material and Design Parameters on the Stresses Induced in a Direct-Chip-Attach Package During Underfill Cure,” ASME InterPACK’97, EEP-Vol. 19-2, ASME, New York, pp. 1639-1646.
-
(1997)
ASME InterPACK’97
, vol.19-2
, pp. 1639-1646
-
-
Ramakrishna, K.1
Johnson, Z.2
-
11
-
-
0032163194
-
Process Induced Stresses of a Flip Chip Packaging by Sequential Processing Modeling Technique
-
Wang, J., Qian, Z., and Liu, S., 1998, “Process Induced Stresses of a Flip Chip Packaging by Sequential Processing Modeling Technique,” ASME Journal of Electronic Packaging, Vol. 120, pp. 309-313.
-
(1998)
ASME Journal of Electronic Packaging
, vol.120
, pp. 309-313
-
-
Wang, J.1
Qian, Z.2
Liu, S.3
-
12
-
-
85025225015
-
-
personal communication
-
Wong, T. E., 1998, personal communication.
-
(1998)
-
-
Wong, T.E.1
|