Binding, allocation and floorplanning in low power high-level synthesis

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers

Volumn , Issue , 2003, Pages 544-550

  Stammermann, A ^a   Helms, D ^a   Schulte, M ^a   Schulz, A ^b   Nebel, W ^b  

^a OFFIS INSTITUTE FOR INFORMATION TECHNOLOGY   (Germany)

^b UNIVERSITY OF OLDENBURG   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTER AIDED SOFTWARE ENGINEERING; GRAPH THEORY; MATHEMATICAL MODELS; OPTIMIZATION;

POWER CONSUMPTION; POWER DISSIPATION;

COMPUTER AIDED DESIGN;

EID: 0346778589     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/iccad.2003.159736     Document Type: Conference Paper

References (17)

1. L. Scheffer, "A roadmap of CAD tool changes for sub-micron interconnect problems", in International Symosium on Physical Design, 1997.
2. J.-P. Weng, and A. C. Parker, "3D scheduling: High-level synthesis with", in Proc. of Design Automation Conference, 1992.
3. Y.-M. Fang, and D. F. Wong, "Simultaneous functional-unit binding and floorplanning", in Proc. Int. Conf Computer-Aided Design, 1994.
4. J. M. Chang, and M. Pedram, "Register allocation and binding for low power," in Proc. of Design Automation Conference, 1995.
5. R. Mehra, L. M. Guerra, and J. M. Rabaey, "Low-power architectural synthesis and the impact of exploiting locality", in J. VLSI Signal Processing, 1996.
6. A. Raghunathan, and N. K. Jha, "SCALP: An iterative-improvement-based low power data path synthesis system", in Proc. Int. Conf. Computer-Aided Design, 1997.
7. L. Kruse, E. Schmidt, G. v. Cölln, A. Stammermann, A. Schulz, E. Macii, and W. Nebel, "Estimation of lower and upper bounds on the power consumption from scheduled data flow graphs", in IEEE Trans. VLSI Systems, 2001.
8. K. Chao, and D. F. Wong "Floorplanning for Low Power Designs", in IEEE Trans. VLSI Systems, 1995.
9. P. Prabhakaran, and P. Banerjee: "Simultaneous scheduling, binding and floorplanning in high-level synthesis", in Proc. Int. Conf. VLSI Design, 1998.
10. L. Zhong, and N.K. Jha "Interconnect-aware High-level Synthesis for Low Power", in ICCAD, 2002.
11. P. Christie, and D. Stroobandt "The Interpretation and Application of Rent's Rule", in IEEE Trans. VLSI Systems, 2000.
12. G. Jochens, L. Kruse, E. Schmidt, and W. Nebel "A New Paramiterizable Power Macro-Model for Datapath Components", in Proc. of Design, Automation and Test in Europe, 1999.
13. A. Stammermann, L. Kruse, W. Nebel, A. Pratsch, E. Schmidt, M. Schulte, and A. Schulz "System Level Optimization and Design Space Exploration for Low Power", in 14th International Symposium on System Synthesis, Canada, 2001.
14. W. Nebel, D. Helms, E. Schmidt, M. Schulte and A. Stammermann "Low Power Design for SoCs", in Information Society in Broadband Europe, Romania, 2002.
15. D. F. Wong and C. L. Liu "A new algorithm for floorplan design", in Proc. of Design Automation Conference, 1986.
16. Semiconductor Industry Association in National Technology Roadmap for Semiconductors, San Jose, CA: SIA, 1999.
17. J. M. Rabaey "Digital Integrated Circuits", in Prentice Hall, 1996.