Design and high-speed test of (4 × 8)-bit single-flux-quantum shift register files

Superconductor Science and Technology

Volumn 16, Issue 12, 2003, Pages 1456-1459

  Fujiwara, K ^a   Yamashiro, Y ^a   Yoshikawa, N ^a   Fujimaki, A ^b   Terai, H ^c   Yorozu, S ^d  

^a YOKOHAMA NATIONAL UNIVERSITY   (Japan)

^b NAGOYA UNIVERSITY   (Japan)

^c Kansai Advanced Research Center   (Japan)

^d SUPERCONDUCTIVITY RESEARCH LABORATORY   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

FLIP FLOP CIRCUITS; JOSEPHSON JUNCTION DEVICES; LOGIC DESIGN; RANDOM ACCESS STORAGE; SHIFT REGISTERS;

CLOCK GENERATOR; COMPLETION DETECTOR; SHIFT REGISTER MEMORY SYSTEM; SINGLE FLUX QUANTUM;

LOGIC CIRCUITS;

EID: 0346343006     PISSN: 09532048     EISSN: None     Source Type: Journal    
DOI: 10.1088/0953-2048/16/12/030     Document Type: Conference Paper

References (11)

1. Likharev K K and Semenov V K 1991 RSFQ logic/memory family: a new Josephson-junction technology for sub-terahertz-clock frequency digital systems IEEE Trans. Appl. Supercond. 1 3
2. Dorojevets M, Bunyk P and Zinoviev D 2001 FLUX chip: design of a 20-GHz 16-bit ultrapipelined RSFQ processor prototype based on 1.75-μm LTS technology IEEE Trans. Appl. Supercond. 11 326
3. Fujimaki A, Takai Y and Yoshikawa N 2002 High-end server based on complexity-reduced architecture for superconductor technology IEICE Trans. Electron. 85 612
4. Polonsky S V, Kirichenko A F, Semenov V K and Likharev K K 1995 Rapid single flux quantum random access memory IEEE Trans. Appl. Supercond. 5 3000
5. Nagasawa S, Hashimoto Y, Numata H and Tahara S 1995 A 380 ps, 9.5 mV Josephson 4-kbit RAM operated at a high bit yield IEEE Trans. Appl. Supercond. 5 2447
6. Kirichenko A F, Sarwana S, Brock D K and Radpavar M 2001 Pipelined DC-powered SFQ RAM IEEE Trans. Appl. Supercond. 11 537
7. Fujiwara K, Hoshina H, Yamashiro Y and Yoshikawa N 2003 Design and component test of SFQ shift register memories IEEE Trans. Appl. Supercond. 13 555
8. Yup P and Mukhanov O A 1992 Design and testing of rapid single flux quantum shift registers with magnetically coupled readout gates IEEE Trans. Appl. Supercond. 2 214
9. Deng Z J, Yoshikawa N, Whiteley S R and Van Duzer T 1997 Data-driven self-timed RSFQ digital integrated circuit and system IEEE Trans. Appl. Supercond. 7 3634
10. Fujiwara K, Hoshina H, Koshiyama J and Yoshikawa N 2002 Design and component test of RSFQ packet decoders for shift register memories Physica C 378 1475
11. Yorozu S, Kameda Y, Terai H, Fujimaki A, Yamada T and Tahara S 2002 A single flux quantum standard logic cell library Physica C 378 1471