An FPGA based parameterisable system for discrete Hartley transforms implementation

IEEE International Conference on Image Processing

Volumn 2, Issue , 2003, Pages 567-570

  Amira, A ^a  

^a QUEEN'S UNIVERSITY BELFAST   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

ACOUSTICS; ALGORITHMS; IMAGE ENHANCEMENT; MATHEMATICAL MODELS; MATHEMATICAL TRANSFORMATIONS; PARAMETER ESTIMATION; VECTORS;

DISCRETE HARTLEY TRANSFORMS (DHT); DISTRIBUTED ARITHMETIC (DA); SYSTOLIC ARCHITECTURES (SA);

DIGITAL SIGNAL PROCESSING;

EID: 0345566148     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (13)

1. C. Chakrabarti and J. Ja'Ja', "Systolic architectures for the computation of the discrete Hartley and the discrete cosine transforms based on prime-factor decomposition." IEEE Trans. on Computers, Vol.39, pp. 1359-1368, Nov. 1990.
2. P.p.n. Yang and m.j. Narashimha, "prime factor decomposition of the discrete cosine transform and its hardware realisation." Proceedings Of The (ICASSP'85), PP.20.5.1-20.5.4.
3. Ss. Nayak., Pk. Meher, "High throughput vlsi implementation of discrete orthogonal transforms using bit-level vector-matrix multiplier." IEEE Trans.oncirc.& syst. Ii, analog and digital sig. Proc., vol.46, no.5, pp.655-658, 1999.
4. A. Amira, A. Bouridane, P. Milligan and P. Sage "A High Throughput FPGA Implementation of A Bit-Level Matrix Product." Proceedings of the IEEE Workshop on Signal Processing Systems Design and Implementation (SIPS2000), pp 356-364.
5. M. Marchesi, G. Orlandi and F.Piazza, "A Systolic Circuit for Fast Hartley Transform." Proceedings of the (ISCAS'88), pp. 2685-2688.
6. A. Amira and F. Bensaali "An FPGA based Parametrisable System for Matrix Product Implementation" Proceedings of The (SIPS2002), pp 75-79, October 1-18, 20027.
7. URL: www.xilinx.com.
8. J.Chuang and P.Y.Chang "Design of Efficient Regular Arrays for Matrix Multiplication by Two-Step Regularization" IEEE Transactions on Parallel and Distributed Systems Vol. 6, No.2, Feb 1995
9. L.Chang and M.Chang Wu, "A bit level systolic array for Walsh-Hadamard transforms." Signal Processing Vol 31, pp 341-347, 1993.
10. A. Amira, A. Bouridane and P. Milligan "Accelerating Matrix Product on Reconfigurable Hardware for Signal Processing." Proceedings of the International Conference on Field Programmable Logic (FPL), pp101-111, August 2001, Belfast.
11. B. Armstrong, O. Khatib and J. Burdik "The Explicit Dynamic Model and Inertial Parameters of the Puma 560 Arm." The International Conference on Robotics and Automation, 1986, CA, USA.
12. A. Oudjida, S. Titri and M. Hamerlain "Mapping Full-Systolic Arrays for Matrix Product On Xilinx's XC4000." Proceedings of the FPGA2000, pp.222, February 2000, Monterey, CA, USA.
13. URL: www.celoxica.com