Reducing dTLB energy through dynamic resizing

Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors

Volumn , Issue , 2003, Pages 358-363

  Delaluz, V ^a   Kandemir, M ^a   Sivasubramaniam, A ^a   Irwin, M J ^a   Vijaykrishnan, N ^a  

^a PENNSYLVANIA STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; CACHE MEMORY; CALCULATIONS; COMPUTER SIMULATION; DYNAMIC RANDOM ACCESS STORAGE; SENSITIVITY ANALYSIS;

DATA TRANSLATION LOOK-ASIDE BUFFER; DYNAMIC ENERGY CONSUMPTION; POWER DENSITY;

ASSOCIATIVE STORAGE;

EID: 0344982086     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (18)

1. L. Benini and G. De Micheli. System-level power optimization: techniques and tools. TODAES 5(2): 115-192 (2000)
2. R. Balasubramonian, D. H. Albonesi, A. Buyuktosunoglu, and S. Dwarkadas. Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures. Proceedings of the 33rd International Symposium on Microarchitecture, pp. 245-257, December 2000.
3. D. Channon and D. Koch. Performance analysis of re-configurable Partitioned TLBs. Proceedings of the Thirtieth Hawaii International Conference on System Sciences. Vol. 5, 1997.
4. J. Choi, J. Lee, S. Jeong, S. Kim and C. Weems. A low power TLB structure for embedded systems. IEEE Computer Society Technical Committee on Computer Architecture (TCCA), Vol. 1, Jan 2002.
5. B. Cmelik and D. Keppel. Shade: A Fast Instruction-Set Simulator for Execution Profiling. Technical Report SMLI 93-12, UWCSE 93-06-06. University of Washington, Dept. of Computer Science. 1993.
6. V. Delaluz, M. Kandemir, A. Sivasubramiam, N. Vijaykrishnan and M.J. Irwin. Hardware and software techniques for DRAM energy management. Proceedings of the 7th HPCA Conference. 2001.
7. T. Juan, T. Lang and J.J. Navarro. Reducing TLB Power Requirements. Proceedings of the 1997 International Symposium on Low Power Electronics and Design. 1997.
8. I. Kadayif, A. Sivasubramaniam, M. Kandemir, G. Kandiraju, and G. Chen. Generating physical addresses directly for saving instruction TLB energy. Proc. MICRO, November 2002.
9. S. Kaxiras, Z. Hu, and M. Martonosi. Cache decay: exploiting generational behavior to reduce cache leakage power. Proceedings of the 28th International Symposium on Computer Architecture, June 2001.
10. A. R. Lebeck, X. Fan, H. Zeng, and C. S. Ellis, Power-aware page allocation. Proceedings of Ninth International Conference on Architectural Support for Programming Languages and Operating Systems, November 2000.
11. J. Lee, J. Choi, S. Kim and C. Weems. A low power TLB system with dynamic searching mechanism for embedded processor. Workshop on Compilers and Operating Systems for Low Power, 2002.
12. Y.-H. Lu, L. Benini, and G. De Micheli. Operating system-directed power reduction. Proceedings of ISLPED, Rapallo, Italy, 2000.
13. S. Manne, A. Klauser, D. Grunwald, and F. Somenzi. Low power TLB design for high-performance microprocessors. Technical Report, University of Colorado at Boulder, Department of Electrical and Computer Engineering and Department of Computer Science Boulder, 1997.
14. S. Santhanam. StrongARM SA110, a 160 MHz, 32b, 0.5W CMOS ARM processor. Hotchips 8, 1996.
15. SH-3 RISC Processor Family. http://www.hitachi-eu.com/hel/ecg/products/micro/32bits/sh_3.html
16. P. Shivakumar and N. Jouppi. CACTI 3.0: An integrated cache timing, area and power model. Compaq Research Laboratory, 2001.
17. S.-H. Yang, M. D. Powell, B. Falsafi, K. Roy, and T.N. Vijaykumar. An integrated circuit/architecture approach to reducing leakage in deep-submicron high-performance I-caches. Proceedings of ACM/IEEE International Symposium on High-Performance Computer Architecture, January 2001.
18. W. Zhang, N. Vijaykrishnan, M. Kandemir, M. J. Irwin, D. Duarte, and Y. Tsai. Exploiting VLIW schedule slacks for dynamic and leakage energy reduction. Proceedings of the 34th Annual International Symposium on Microarchitecture, Austin, TX, December 2001.