Unified model for short-channel poly-Si TFTs

Solid-State Electronics

Volumn 43, Issue 10, 1999, Pages 1821-1831

  Iñiguez, Benjamín ^a   Xu, Zheng ^a   Fjeldly, Tor A ^a,b   Shur, Michael S ^a  

^a Rensselaer Polytechnic Institute   (United States)

^b Norwegian Inst Sci Technol (N   (Norway)

Author keywords

[No Author keywords available]

Indexed keywords

APPROXIMATION THEORY; COMPUTER SIMULATION; ELECTRIC CURRENTS; ELECTRIC NETWORK ANALYSIS; ELECTRIC POTENTIAL; GATES (TRANSISTOR); POLYCRYSTALLINE MATERIALS; SEMICONDUCTING SILICON; SEMICONDUCTOR DEVICE MODELS;

KINK EFFECTS; OFF-STATE CURRENTS;

THIN FILM TRANSISTORS;

EID: 0343526917     PISSN: 00381101     EISSN: None     Source Type: Journal    
DOI: 10.1016/S0038-1101(99)00142-2     Document Type: Article

References (20)

1. Guerrieri R., Ciampolini P., Gnudi A., Rudan M., Baccarani G. Numerical simulation of polycrystalline-silicon MOSFETs. IEEE Trans. Electron Dev. 33:(8):1986.
2. Anwar A.F.M., Khondker A.N. model for polysilicon MOSFETs. IEEE Trans. Electron Dev. 34:(6):1987;1323-1330.
3. Serikawa T., Shirai S., Okamoto A., Suyama S. model of current-voltage characteristics in polycrystalline silicon thin-film transistors. IEEE Trans. Electron Dev. 34:(2):1987;321-323.
4. Jacunski M., Shur M., Hack M. Threshold voltage, field-effect mobility, and gate-to-channel capacitance in polysilicon TFTs. IEEE Trans. Electron Dev. 43:1996;1433.
5. Jacunski, M., Characterization and modeling of short-channel polysilicon thin-film transistors, PhD Dissertation, University of Virginia, 1997.
6. Sung SS, Chen DC, Cheng CT, Yeh CF. A physically-based built-in spice poly-Si TFT model for circuit simulation and reliability evaluation. In: Proceedings IEDM, December 1996: 139-142.
7. Lee K., Shur M., Fjeldly T.A., Ytterdal T. Semiconductor Device Modeling for VLSI. 1993;Prentice-Hall, Englewood Cliffs, NJ.
8. Fjeldly T.A., Ytterda T., Shur M. Introduction to Device Modeling and Circuit Simulation. 1998;Wiley & Sons, New York.
9. Shur M., Fjeldly T.A., Ytterdal T., Lee K. Unified MOSFET Model. Solid-State Electronics. 35:(12):1992;1795-1802.
10. Fjeldly T.A., Shur M. Threshold voltage modeling and the subthreshold regime of operation of short-channel MOSFETs. IEEE Trans. Electron Dev. 40:(1):1993;137-145.
11. Jacunski M., Shur M., Ytterdal T., Owusu A.A., Hack M., Lee K. AC and DC characterization and SPICE modeling of short-channel polysilicon TFTs, presented at the Materials Research Society Spring Meeting, San Francisco, CA, April. 1996.
12. Lin P.-S., Guo J.-Y., Wu C.-Y. A quasi-two dimensional analytical model for the turn-on characteristics of polysilicon thin-film transistors. IEEE Trans. Electron Dev. 37:(3):1990;666-674.
13. Sodini C.G., Ko P.-K., Moll J.L. The effect of high fields on MOS device and circuit performance. IEEE Trans. Electron Dev. 31:1984;1386-1393.
14. B. Iñíguez, E.G. Moreno, An improved small-geometry C∞-continuous modeling for analog applications, Analog Integrated Circuits and Signal Processing, Vol. 13, No. 3, Kluwer Academic, Dordrecht, 1997, pp. 241-260.
15. Valdinoci M., Colalongo L., Baccarani G., Fortunato G., Pecora A., Policicchio I. Floating body effects in polysilicon thin-film transistors. IEEE Trans. Electron Dev. 44:(12):1997;2234-2241.
16. Suh D., Fossum J.G. physical charge-based model for non-fully depleted SOI MOSFETs and its use in assessing floating-body effects in SOI CMOS circuits. IEEE Trans. Electron Dev. 42:(4):1995;728-737.
17. Iñíguez B., Fjeldly T.A. Unified substrate current model for MOSFETs. Solid-State Electronics. 40:(1):1997;87-94.
18. Shao S., Chung S., Lee J.-S. A new physical approach to determine the drain and source series resistance of LDD MOSFETs. IEEE Trans. Electron Dev. 40:(9):1993;1709-1711.
19. Siergiej R.R., White M.H. Novel method to characterize MOS transistors with mixed gate dielectric technologies. IEEE Trans. Electron Dev. 39:(3):1992;734-738.
20. Tanizawa M., Ikeda M., Kotani N., Tsukamoto K., Horie K. complete substrate current model including band-to-band tunneling current for circuit simulation. IEEE Trans. CAD/ICAS. 12:(11):1993;1749-1757.