Unified substrate current model for Mosfets

Solid-State Electronics

Volumn 41, Issue 1, 1997, Pages 87-94

  Iñíguez, Benjamín ^a   Fjeldly, Tor A ^b  

^a UNIVERSITAT DE LES ILLES BALEARS   (Spain)

^b NORWEGIAN UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Norway)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; ELECTRIC CURRENTS; ELECTRIC RESISTANCE; SEMICONDUCTOR DEVICE MODELS; VOLTAGE CONTROL;

CIRCUIT SIMULATION; TOTAL CHARGE EQUATIONS; UNIFIED SUBSTRATE CURRENT MODEL; VOLTAGE DROP;

MOSFET DEVICES;

EID: 0030824986     PISSN: 00381101     EISSN: None     Source Type: Journal    
DOI: 10.1016/S0038-1101(96)00132-3     Document Type: Article

References (26)

1. Lee, K., Shur, M., Fjeldly, T. A. and Ytterdal, T., Semiconductor Device Modeling for VLSI, Prentice-Hall, 1993.
2. Ahn, J.-G., Yao, C.-S., Park, Y.-J., Min, H.-S. and Dutton, R. W., "Impact Ionization Modeling Using Simulation of High Energy Tail Distributions", IEEE Electron Device Letters. 15, 9, pp. 348-350, September 1994.
3. Agostinelli, V. M. Jr., Bordelon, T. J., Wang, X., Hasnat, K., Yeap, C.-F., Lemersal, D. B. Jr., Tasch, A. F. and Maziar, C. M., "Two-Dimensional Energy Dependent Models for the Simulation of Substrate Current in Submicron MOSFETs", IEEE Tr. on Electron Devices, 41, 10, pp. 1784-1795, October 1994.
4. Arora, N. and Sharma, M. S., "MOSFET Substrate Current Model for Circuit Simulation", IEEE Tr. on Electron Devices, 38, 6, pp. 1392-1398, June 1991.
5. Tanizawa, M., Ikeda, M., Kotani, N., Tsukamoto, K. and Horie, K., "A Complete Substrate Current Model Including Band-to-Band Tunneling Current for Circuit Simulation", IEEE Tr. on CAD/ICAS. 12, 11, pp. 1749-1757. November 1993.
6. Cserveny, S., "MOS Small-Signal Conductances in the Weak Avalanche Multiplication Region", IEEE Tr. on Electron Devices, 39, 5, pp. 1233-1235, May 1992.
7. Yu, H.-K., Lyu, J.-S., Kang, S.-W. and Kim, C.-K., "A Physical Model of Floating Body Thin Film Silicon-On-Insulator nMOSFET with Parasitic Bipolar Transistor", IEEE Tr. on Electron Devices, 41, 5, pp. 726-732, May 1994.
8. Huang, J. H., Liu, Z. H., Jeng, M. C., Ko, P. K. and Hu, C., "A Physical Model for MOSFET Output Resistance", Technical Digest of IEDM'92, pp. 569-572.
9. Skotnicki, T., "Continuous CAD Model for Current and Output Resistance in MOSFETs", Proceedings of ISDRS'93, pp. 113-116.
10. Skotnicki, T., Merckel, G. and Merrachi, A., "New Physical Model of Multiplication-Induced Breakdown in MOSFETs", Solid-State Electronics, 34, 11, pp. 1297-1307, November 1991.
11. Iñiguez, B., Pedersen, F. and Fjeldly, T. A., "Unified Substrate Current Model for MOSFETs". Proceedings of ISDRS'95, II, pp. 591-594. Charlottesville, VA. December 1995.
12. Huang, J. S. T. and Kueng. J. S., "Potential and field Distributions in LDD Structures in the Subthreshold Region". IEEE Tr. on Electron Devices, 39, 5, pp. 1245-1246, May 1992.
13. Fjeldly, T. A. and Shur. M., "Threshold Voltage Modeling and the Subthreshold Regime of Operation of Short-Channel MOSFETs", IEEE Tr. on Electron Devices, 40, 1, pp. 137-145, January 1993.
14. Shur, M., Fjeldly, T. A., Ytterdal, T. and Lee, K., "Unified MOSFET Model", Solid State Electronics, 35, 12. pp. 1795-1802, December 1992.
15. J-Continuous Model for Small-Geometry MOS-FETs", IEEE Tr. on Electron Devices, 42, 2, pp. 283-287. February 1995.
16. α-Continuous Small-Geometry MOSFET Modeling for Analog Applications", Proceedings of MWSCAS'95, Rio de Janeiro, August 1995.
17. J-Continuous Small-Signal Model for an MOS Transistor in Normal Operation", IEEE Tr. on CAD/ICAS, 14, 2, February 1995.
18. Arora, N. D., Rios, R., Huang, C.-L. and Raol, K., "PCIM: A Physically-Based Continuous Short-Channel IGFET Model for Circuit Simulation", IEEE Tr. on Electron Devices, 41, 6, pp. 988-997, June 1994.
19. Huang, J. S. T., Chen, H. J. and Kueng, J. S., "Modeling of Output Snapback Characteristics in n-Channel SOI MOSFETs", IEEE Tr. on Electron Devices, 39, 5, pp. 1170-1178, May 1992.
20. Shao, S., Chung, S. and Lee, J.-S., "A New Approach to Determine the Drain and Source Series Resistance of LDD MOSFETs", IEEE Tr. on Electron Devices, 40, 9, pp. 1709-1711, September 1993.
21. Hong, S. and Lee, K., "A Characterization and Modeling of Effective Channel Length and Source/ Drain Resistance of LDD MOSFET", Proceedings of ISDRS'93, pp. 257-260, December 1993.
22. Siergiej, R. and White, M. H., "A Novel Method to Characterize MOS Transistors with Mixed Gate Dielectric Technologies", IEEE Tr. on Electron Devices, 39, 3, pp. 734-736, March 1992.
23. Huang, G.-S. and Wu, C.-Y., "An Analytic Saturation Model for Drain and Substrate Currents of Conventional and LDD MOSFETs", IEEE Tr. on Electron Devices, 37, 7, pp. 1667-1677, July 1990.
24. Ytterdal, T., Kim, S.-H., Lee, K. and Fjeldly, T. A., "A New Approach for Modeling of Current Degradation in Hot-Electron Damaged LDD nMOSFETs", IEEE Tr. on Electron Devices, 42, 2, pp. 362-365, February 1995.
25. Hu, Y., Booth, R. V. H. and White, M. V., "An Analytical Model for the Lateral Channel Electric Field in LDD Structures", IEEE Tr. on Electron Devices, 37, 10, pp. 2254-2263, October 1990.
26. Lee, M. B., Lee, J. I., Kang, K. N., Yoon, K. S., Lim, K. Y. and Lim, H., "Simple Model for the Second Substrate Hump in Short-Channel LDD MOSFETs", Phys. Stat. Sol. (a), 136, K71-K73, 1993.