Validating PowerPC microprocessor custom memories

IEEE Design and Test of Computers

Volumn 17, Issue 4, 2000, Pages 61-76

  Krishnamurthy, Narayanan ^a,b   Martin, Andrew K ^b   Abadir, Magdy S ^b   Abraham, Jacob A ^a  

^a UNIVERSITY OF TEXAS AT AUSTIN   (United States)

^b MOTOROLA INC   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER HARDWARE; COMPUTER SIMULATION; COMPUTER TESTING; DATA STORAGE EQUIPMENT;

POWERPC CUSTOM MEMORIES;

MICROPROCESSOR CHIPS;

EID: 0343371799     PISSN: 07407475     EISSN: None     Source Type: Journal    
DOI: 10.1109/54.895007     Document Type: Article

References (18)

1. N. Ganguly, M. Abadir, and M. Pandey, "PowerPC Array Verification Methodology using Formal Techniques," In'l. Test Conf., Washington, D.C., 1996, pp. 857-864
2. M. Pandey et al., "Formal Verification of PowerPC Arrays Using Symbolic Trajectory Evaluation," Proc. 33rd ACM/IEEE Design Automation Conf., June 1996, pp. 649-654.
3. T. Kam and P.A. Subrahmanyam, "Comparing Layouts with HDL Models: A Formal Verification Technique," IEEE Trans. on Computer-Aided Design, Apr. 1995, pp. 503-509.
4. R.E. Bryant, "Verifying a Static RAM Design by Logic Simulation," Proc. Fifth MIT Conf. on Advanced Research in VLSI, 1988, pp. 335-349.
5. E.M. Clarke, E.A. Emerson, and A.P. Sistla, "Automatic Verification of Finite-State Concurrent Systems Using Temporal Logic Specifications," ACM Trans. on Programming Languages and Systems Vol. 8, No. 2, 1986 pp. 244-263.
6. R.S. Boyer and J.S. Moore, "A Computational Logic," ACM Monograph Series. Academic Press, New York, 1979.
7. K.J. Singh and P.A. Subrahmanyam "Extracting RTL Models from Transistor Netlists," IEEE/ACM Int'l Conf. on Computer-Aided Design, Nov. 1995, pp. 11-17.
8. D. L. Beatty, R.E. Bryant, and C.J.H. Seger, "Synchronous Circuit Verification by Symbolic Simulation: An Illustration," Advanced Research in VLSI: Proc. Sixth MIT Conf., MIT Press, Mar, 1990, pp. 98-112.
9. R.E. Bryant and C.-J.H. Seger "Formal Verification of Digital Circuits Using Symbolic Ternary System Models," Computer-Aided Verification 1990, E.M. Clarke, and R.P. Kurshan, eds., American Mathematical Society, 1991, pp. 121-146.
10. W.C. Carter, W.H. Joyner Jr., and D.Brand, "Symbolic Simulation for Correct Machine Design," Proc. 16th ACM/IEEE Design Automation Conf., 1979, pp. 280-286.
11. J.A. Darringer "The Application of Program Verification Techniques to Hardware Verification," Proc. 16th ACM IEEE Design Automation Conf., 1979, pp. 375-381.
12. R.E. Bryant "Graph-Based Algorithms for Boolean Function Manipulation," IEEE Trans. Computers, Vol. C-35, No. 8, August 1986, pp. 677-691.
13. C.-J.H. Seger "Voss - a formal hardware verification system: user's guide," Technical Report 93-45, Dept. of Computer Science, University of British Columbia, 1993.
14. C.-J.H. Seger and R.E. Bryant, "Formal Verification by Symbolic Evaluation of Partially Ordered Trajectories," Formal Methods in System Design, vol. 6, 1995, pp. 147-189.
15. N. Krishnamurthy et al., "Equivalence Checking for PowerPC Custom Memories using Symbolic Trajectory Evaluation," Proc. IEEE Int'l Workshop on Microprocessor Test and Verification, (MTV99), 1999, pp.1-20.
16. N. Krishnamurthy et al., "Validation of PowerPC Custom Memories Using Symbolic Simulation," Proc. 18th IEEE VLSI Test Symp., Apr. 2000, pp. 9-14.
17. L.-C. Wang, M. Abadir, and N. Krishnamurthy, "Automatic Generation of Assertions for Formal Verification of PowerPC Microprocessor Arrays Using Symbolic Trajectory Evaluation," Proc. 35th Design Automation Conf., 1998.
18. R. E.Bryant, "Boolean Analysis of MOS Circuits," IEEE Trans. CAD of Integrated Circuits, CAD vol. 6, no. 4, July 1987.