ACTion: Combining logic synthesis and technology mapping for MUX-based FPGAs

Journal of Systems Architecture

Volumn 46, Issue 14, 2000, Pages 1321-1334

  Günther, Wolfgang ^a   Drechsler, Rolf ^a  

^a UNIVERSITY OF FREIBURG   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; APPLICATION SPECIFIC INTEGRATED CIRCUITS; LOGIC DESIGN; MAPPING;

BINARY DECISION DIAGRAMS (BDD); MULTIPLEXOR BASED FIELD PROGRAMMABLE GATE ARRAYS (FPGAS);

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 0342855285     PISSN: 13837621     EISSN: None     Source Type: Journal    
DOI: 10.1016/S1383-7621(00)00027-8     Document Type: Article

References (32)

1. TM 1 series FPGAs. Also available at http://www.actel.com/docs/databook97/section01/97s01d07.pdf, 1997.
2. Actel. Actel DeskTOP CD. See http://www.actel.com/products/systems/desktop.html, 1999.
3. Brown S.D., Francis R.J., Rose J., Vranesic Z.G. Field-Programmable Gate Arrays. 1992;Kluwer Academic, Dordrecht.
4. Bryant R.E. Graph-based algorithms for Boolean function manipulation. IEEE Trans. Comp. 35(8):1986;677-691.
5. P. Buch, A. Narayan, A.R. Newton, A.L, Sangiovanni-Vincentelli, Logic synthesis for large pass transistor circuits, in: Proceedings of the International Conference on CAD, 1997, pp. 663-670.
6. R. Chaudhry, T.-H. Liu, A. Aziz, J.L. Burns, Area-oriented synthesis for pass-transistor logic, in: Proceedings of the International Conference on Computer Design, 1998, pp. 160-167.
7. C.-H. Chen, C.-Y. Tsui, Timing optimization of logic network using gate duplication, in: Proceedings of the ASP Design Automation Conference, 1999, pp. 233-234.
8. K.C. Chen, S. Muroga, Timing optimization for multi-level combinational networks, in: Proceedings of the Design Automation Conference, 1990, pp. 339-344.
9. De Micheli G. Synthesis and Optimization of Digital Circuits. 1994;McGraw-Hill, New York.
10. Drechsler R., Becker B., Göckel N. A genetic algorithm for variable ordering of OBDDs. IEE Proceedings. 143(6):1996;364-368.
11. R. Drechsler, N. Drechsler, W. Günther, Fast exact minimization of BDDs, IEEE Trans. CAD 19 (3) (2000) 384-389.
12. Entrena L.A., Cheng K.-T. Combinational and sequential logic optimization by redundancy addition and removal. IEEE Trans. CAD. 14(7):1995;909-916.
13. S. Ercolani, G.D. Micheli, Technology mapping for electrically programmable gate arrays, in: Proceedings of the Design Automation Conference, 1991, pp. 234-239.
14. J. Espejo, L. Entrena, E. San Millan, E. Olias, Logic restructuring for MUX-based FPGAs, in: EUROMICRO, 1999, pp. 161-168.
15. W. Günther, R. Drechsler, BDD minimization by linear transformations, in: Proceedings of the Advanced Computer Systems, 1998, pp. 525-532.
16. Hachtel G., Somenzi F. Logic Synthesis and Verification Algorithms. 1996;Kluwer Academic, Dordrecht.
17. Y. Hong, P.A. Beerel, J.R. Burch, K.L. McMillan, Safe BDD minimization using don't cares, in: Proceedings of the Design Automation Conference, 1997, pp. 208-213.
18. K. Karplus, Amap: a technology mapper for selector-based field-programmable gate arrays, in: Proceedings of the Design Automation Conference, 1991, pp. 244-247.
19. K. Karplus, ITEM: an if-then-else minimizer for logic synthesis, Technical report, University of California, Santa Cruz, 1992.
20. K. Keutzer, Dagon: Technology binding and local optimization by DAG matching, in: Proceedings of the Design Automation Conference, 1987, pp. 341-347.
21. C. Meinel, F. Somenzi, T, Theobald. Linear sifting of decision diagrams, in: Proceedings of the Design Automation Conference, 1997, pp. 202-207.
22. J. Mohnke, P. Molitor, S. Malik, Limits of using signatures for permutation independent Boolean comparison, in: Proceedings of the ASP Design Automation Conference, 1995, pp. 459-464.
23. R. Murgai, R.K. Brayton, A.L. Sangiovanni-Vincentelli, An improved synthesis algorithm for multiplexor-based PGA's, in: Proceedings of the Design Automation Conference, 1992, pp. 380-386.
24. Murgai R., Brayton R.K., Sangiovanni-Vincentelli A.L. Logic Synthesis for Field-Programmable Gate Arrays. 1995;Kluwer Academic, Dordrecht.
25. R. Murgai, Y. Nishizaki, N. Shenoy, R.K. Brayton, A. Sangiovanni-Vincentelli, Logic synthesis for programmable gate arrays, in: Proceedings of the Design Automation Conference, 1990, pp. 620-625.
26. S. Panda, F. Somenzi, Who are the variables in your neighborhood, in: Proceedings of the International Conference on CAD, 1995, pp. 74-77.
27. S. Panda, F. Somenzi, B.F. Plessier, Symmetry detection and dynamic variable ordering of decision diagrams, in: Proceedings of the International Conference on CAD, 1994, pp. 628-631.
28. B. Rohfleisch, B. Wurth, K. Antreich, Logic clause analysis for delay optimization, in: Proceedings of the Design Automation Conference, 1995, pp. 668-672.
29. R. Rudell, Dynamic variable ordering for ordered binary decision diagrams, in: Proceedings of the International Conference on CAD, 1993, pp. 42-47.
30. C. Scholl, B. Becker, On the generation of multiplexer circuits for pass transistor logic, in: Proceedings of the Design, Automation and Test in Europe, 2000, pp. 372-378.
31. E. Sentovich, K. Singh, L. Lavagno, Ch. Moon, R. Murgai, A. Saldanha, H. Savoj, P. Stephan, R. Brayton, A. Sangiovanni-Vincentelli, SIS: A system for sequential circuit synthesis, Technical report, University of Berkeley, 1992.
32. F. Somenzi, CUDD: CU Decision Diagram Package Release 2.3.0, University of Colorado at Boulder, 1998.