Resonant clocking using distributed parasitic capacitance

Proceedings of the Custom Integrated Circuits Conference

Volumn , Issue , 2003, Pages 647-650

  Drake, Alan J ^a   Nowka, Kevin J ^b   Nguyen, Tuyet Y ^b   Burns, Jeffrey L ^b   Brown, Richard B ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

^b IBM AUSTIN RESEARCH LABORATORY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRIC INDUCTORS; ELECTRIC POTENTIAL; ELECTRIC WIRE; INDUCTANCE; PIPELINE PROCESSING SYSTEMS; VARIABLE FREQUENCY OSCILLATORS;

DISTRIBUTED PARASITIC CAPACITANCE; RESONANT CLOCKING;

CAPACITANCE;

EID: 0242695837     PISSN: 08865930     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (7)

1. C. J. Anderson, et al, "Physical design of a fourth-generation POWER GHz microprocessor," ISSCC Digest of Technical Papers, pp. 232-233, Feb. 2001.
2. P. J. Restle, et al, "A clock distribution network for microprocessors," IEEE J. Solid-State Circuits, vol. 36, no. 5, pp. 792-799, May 2001.
3. J. Wood, T. C. Edwards and S. Lipa, "Rotary traveling wave oscillator arrays: a new clock technology," IEEE J. Solid-State Circuits, vol. 35, no. 11, pp. 1561-1569, Nov. 2001.
4. W. Athas, et al, "The design and implementation of a low-power clock-powered microprocessor," IEEE J. Solid-State Circuits, vol. 35, no. 11, pp. 1561-1569, Nov. 2000.
5. S. Kimm, et al, "Design, verification, and test of a true single-phase 8-bit adiabatic multiplier," Proc. 2001 Conf. on Advanced Research in VLSI, pp. 42-58, Mar 2001.
6. N. Zamdmer, et al, "A 0.13-μm SOI CMOS technology for low-power digital and RF applications," 2001 Symposium on VLSI Technology, pp. 85-86, June 2001.
7. N. Zamdmer, et al, "Suitability of scaled SOI CMOS for high-frequency analog circuits," ESSDERC 2002, pp. 511-514, Sep 2002.