Threshold-voltage balance for minimum supply operation

IEEE Symposium on VLSI Circuits, Digest of Technical Papers

Volumn , Issue CIRCUITS SYMP., 2002, Pages 206-209

  Ono, Goichi ^a   Miyazaki, Masayuki ^a  

^a HITACHI LTD   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; ELECTRIC POWER SUPPLIES TO APPARATUS; LEAKAGE CURRENTS; MOSFET DEVICES; THRESHOLD VOLTAGE;

LOW VOLTAGE CIRCUITS; SUPPLY VOLTAGE;

VLSI CIRCUITS;

EID: 0242443372     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (10)

1. T. Mizuno, et al., "Performance fluctuations of 0.10 μm MOSFETs - limitation of 0.1 μm ULSIs," Symposium on VLSI Technology Digest of Technical Papers, pp. 13-14, 1994.
2. M. Miyazaki, et al., "A 1000-MIPS/W microprocessor using speed adaptive threshold-voltage CMOS with forward bias," IEEE International Solid-State Circuits Conference Digest of Technical papers, pp. 420-421, 2000.
3. G. Ono, et al., "Quantitative study of an SA-Vt CMOS circuit: evaluation of fluctuation in device and circuit performance," International Conference on Solid State Devices and Materials, pp. 374-375, 2000.
4. Y. Oowaki, et al., "A Sub-0.1 μm circuit design with substrate-over-biasing," IEEE International Solid-State Circuits Conference Digest of Technical papers, pp. 88-89, 1998.
5. S. F. Huang, et al., "Scalability and biasing strategy for CMOS with active well bias," Symposium on VLSI Technology Digest of Technical Papers, pp. 107-108, 2001.
6. A. Bryant, et al., "Low-power CMOS at vdd=4kT/q," IEEE Device Research Conference, pp. 22-23, 2001.
7. M. Horiguchi, et al., "Switched-source-impedance CMOS circuit for low standby subthreshold current Giga-scale LSI's," IEEE J. Solid-State Circuits, vol. 28, No. 11, pp. 1131-1135, Nov. 1993.
8. T. Sakurai, et al., "Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas," IEEE J. Solid-State Circuits, vol. 25, pp. 584-594, Apr. 1990.
9. R. M. Swanson, et al., "Ion-implanted complementary MOS transistors in low-voltage circuits," IEEE J. Solid-State Circuits, vol. sc-7, No. 2, pp. 146-153, 1972.
10. A. J. Bhavnagarwala, et al., "The impact of intrinsic device fluctuations on CMOS SRAM cell stability," IEEE J. Solid-State Circuits, vol. 36, No. 4, pp. 658-665, April 2001.