-
1
-
-
0142174860
-
MC9328MX1 Integrated Portable System Processor User's Manual
-
"MC9328MX1 Integrated Portable System Processor User's Manual", Motorola SPS Asia Pacific, 2002.
-
(2002)
Motorola SPS Asia Pacific
-
-
-
3
-
-
0033353560
-
Applications of Semiconductor Test Economics and Multisite Testing to Lower Cost of Test
-
A.C.Evans, "Applications of Semiconductor Test Economics and Multisite Testing to Lower Cost of Test," IEEE International Test Conference, pp.113-123, 1999.
-
(1999)
IEEE International Test Conference
, pp. 113-123
-
-
Evans, A.C.1
-
5
-
-
0035680891
-
A New Methodology for Improved Tester Utilization
-
A. Khoche, R. Kapur, D. Armstrong, T.W. Williams, M. Tegethoff and J. Rivoir, "A New Methodology for Improved Tester Utilization," Proceedings of IEEE International Test Conference, pp.916-923, 2001.
-
(2001)
Proceedings of IEEE International Test Conference
, pp. 916-923
-
-
Khoche, A.1
Kapur, R.2
Armstrong, D.3
Williams, T.W.4
Tegethoff, M.5
Rivoir, J.6
-
7
-
-
0142236950
-
Embedded Test and Debug of Full Custom and Synthesisable Microprocessor Cores
-
Andrew Burdass, Gary Campbell, Richard Grisenthwaitc, David Gwilt, Peter Harrod and Richard York, "Embedded Test and Debug of Full Custom and Synthesisable Microprocessor Cores", IEEE International Test Conference, 2000.
-
(2000)
IEEE International Test Conference
-
-
Burdass, A.1
Campbell, G.2
Grisenthwaitc, R.3
Gwilt, D.4
Harrod, P.5
York, R.6
-
9
-
-
0033742117
-
Extraction of Peak-to-peak and RMS Sinusoidal Jitter Using an Analytic Signal Method
-
Montreal, Canada, May
-
T.J. Yamaguchi, M. Soma, M. Ishida, T. Watanabe and T. Ohmi, "Extraction of Peak-to-peak and RMS Sinusoidal Jitter Using an Analytic Signal Method", Proc. IEEE VLSI Test Symposium, Montreal, Canada, May, 2000.
-
(2000)
Proc. IEEE VLSI Test Symposium
-
-
Yamaguchi, T.J.1
Soma, M.2
Ishida, M.3
Watanabe, T.4
Ohmi, T.5
-
11
-
-
0034476677
-
Jitter Measurements of a PowerPC™ Microprocessor Using an Analytic Signal Method
-
T.J. Yamaguchi, M. Soma, D. Halter, J. Nissen, R. Raina, M. Ishida and T. Watanabe, "Jitter Measurements of a PowerPC™ Microprocessor Using an Analytic Signal Method", IEEE International Test Conference, 2000.
-
(2000)
IEEE International Test Conference
-
-
Yamaguchi, T.J.1
Soma, M.2
Halter, D.3
Nissen, J.4
Raina, R.5
Ishida, M.6
Watanabe, T.7
-
12
-
-
0032307605
-
Measuring Jitter of High Speed Data Channels Using Undersampling Techniques
-
Wajih Dalal and Daniel Rosenthal, "Measuring Jitter of High Speed Data Channels Using Undersampling Techniques", IEEE International Test Conference, 1998.
-
(1998)
IEEE International Test Conference
-
-
Dalal, W.1
Rosenthal, D.2
-
14
-
-
0035687719
-
Test Evaluation and Data on Defect-Oriented BIST Architecture for High-Speed PLL
-
Seongwon Kim and Mani Soma, "Test Evaluation and Data on Defect-Oriented BIST Architecture for High-Speed PLL", IEEE International Test Conference, 2001.
-
(2001)
IEEE International Test Conference
-
-
Kim, S.1
Soma, M.2
-
16
-
-
0032315580
-
Stimulus Generation for Built-in-Self-Test of Charge-Pump Phase-Looked Loops
-
Benoit R. Veillette and Gordon W. Roberts, "Stimulus Generation for Built-In-Self-Test of Charge-Pump Phase-Looked Loops", IEEE International Test Conference, 1998.
-
(1998)
IEEE International Test Conference
-
-
Veillette, B.R.1
Roberts, G.W.2
-
19
-
-
0036142372
-
Modeling the economics of testing: A DFT perspective
-
Jan.-Feb.
-
Nag P.K., Gattiker A., Sichao Wei, Blanton R.D., Maly W., "Modeling the economics of testing: a DFT perspective", Design & Test of Computers, IEEE, Volume: 19 Issue: 1, Jan.-Feb. 2002 Page(s): 29-41.
-
(2002)
Design & Test of Computers, IEEE
, vol.19
, Issue.1
, pp. 29-41
-
-
Nag, P.K.1
Gattiker, A.2
Sichao, W.3
Blanton, R.D.4
Maly, W.5
|