-
2
-
-
0024105667
-
A physically based mobility model for numerical simulation of nonplanar devices
-
Nov.
-
C. Lombardi, S. Manzini, A. Saporito, and M. Vanzi, "A physically based mobility model for numerical simulation of nonplanar devices," IEEE Trans. Computer-Aided Design, vol. 7, pp. 1164-1170, Nov. 1988.
-
(1988)
IEEE Trans. Computer-Aided Design
, vol.7
, pp. 1164-1170
-
-
Lombardi, C.1
Manzini, S.2
Saporito, A.3
Vanzi, M.4
-
3
-
-
0028747841
-
On the universality of inversion layer mobility in Si MOSFET's: Part I-Effects of substrate impurity concentration
-
Dec.
-
S. Takagi, S. A. Toriumi, M. Iwase, and H. Tango, "On the universality of inversion layer mobility in Si MOSFET's: Part I-Effects of substrate impurity concentration," IEEE Trans. Electron Devices, vol. 41, pp. 2357-2362, Dec. 1994.
-
(1994)
IEEE Trans. Electron Devices
, vol.41
, pp. 2357-2362
-
-
Takagi, S.1
Toriumi, S.A.2
Iwase, M.3
Tango, H.4
-
4
-
-
0018960654
-
Velocity of surface carriers in inversion layer on silicon
-
R. W. Coen and R. S. Muller, "Velocity of surface carriers in inversion layer on silicon," Solid State Electron., vol. 23, no. 1, pp. 35-40, 1980.
-
(1980)
Solid State Electron.
, vol.23
, Issue.1
, pp. 35-40
-
-
Coen, R.W.1
Muller, R.S.2
-
6
-
-
0342840017
-
∞-continuous small-geometry MOSFET modeling for analog applications
-
∞-continuous small-geometry MOSFET modeling for analog applications," Analog Integrated Circuits Signal Processing, vol. 13, no. 3, pp. 241-259, 1997.
-
(1997)
Analog Integrated Circuits Signal Processing
, vol.13
, Issue.3
, pp. 241-259
-
-
Iñíguez, B.1
Moreno, E.G.2
-
7
-
-
0026116330
-
New short-channel n-MOSFET current-voltage model in strong inversion and unified parameter extraction method
-
Mar.
-
B.-J. Moon, C.-K. Park, K. Lee, and M. Shur, "New short-channel n-MOSFET current-voltage model in strong inversion and unified parameter extraction method," IEEE Trans. Electron Devices, vol. 38, pp. 592-602, Mar. 1991.
-
(1991)
IEEE Trans. Electron Devices
, vol.38
, pp. 592-602
-
-
Moon, B.-J.1
Park, C.-K.2
Lee, K.3
Shur, M.4
-
8
-
-
0026103849
-
A unified current-voltage model for long-channel n-MOSFET's
-
Feb.
-
C. K. Park, C. Y. Lee, K. R. Lee, B. J. Moon, Y. H. Byun, and M. Shar, "A unified current-voltage model for long-channel n-MOSFET's," IEEE Trans. Electron Devices, vol. 38, pp. 396-406, Feb. 1991.
-
(1991)
IEEE Trans. Electron Devices
, vol.38
, pp. 396-406
-
-
Park, C.K.1
Lee, C.Y.2
Lee, K.R.3
Moon, B.J.4
Byun, Y.H.5
Shar, M.6
-
9
-
-
0026869985
-
A new "shift and ratio" method for MOSFET channel-length extraction
-
May
-
Y. Taur, D. S. Zicherman, D. R. Lombardi, P. J. Restle, C. H. Hsu, H. I. Hanafi, M. R. Wordeman, B. Davari, and G. G. Shahidi, "A new "shift and ratio" method for MOSFET channel-length extraction," IEEE Electron Device Lett., vol. 13, pp. 267-269, May 1992.
-
(1992)
IEEE Electron Device Lett.
, vol.13
, pp. 267-269
-
-
Taur, Y.1
Zicherman, D.S.2
Lombardi, D.R.3
Restle, P.J.4
Hsu, C.H.5
Hanafi, H.I.6
Wordeman, M.R.7
Davari, B.8
Shahidi, G.G.9
-
10
-
-
0035250378
-
Double-gate CMOS: Symmetrical-versus asymmetrical-gate devices
-
Feb.
-
K. Kim and J. G. Fossum, "Double-gate CMOS: Symmetrical-versus asymmetrical-gate devices," IEEE Trans. Electron Devices, vol. 48, pp. 294-299, Feb. 2001.
-
(2001)
IEEE Trans. Electron Devices
, vol.48
, pp. 294-299
-
-
Kim, K.1
Fossum, J.G.2
-
11
-
-
0036867744
-
Impact of lateral source/drain abruptness on device performance
-
Nov.
-
M. Kwong, R. Kasnavi, P. Griffin, J. D. Plummer, and R. W. Dutton, "Impact of lateral source/drain abruptness on device performance," IEEE Trans. Electron Devices, vol. 49, pp. 1882-1890, Nov. 2002.
-
(2002)
IEEE Trans. Electron Devices
, vol.49
, pp. 1882-1890
-
-
Kwong, M.1
Kasnavi, R.2
Griffin, P.3
Plummer, J.D.4
Dutton, R.W.5
-
12
-
-
0036494619
-
Advanced model and analysis of series resistance for CMOS scaling into nanometer regime-Part I: Theoretical derivation
-
Mar.
-
S.-D. Kim, C.-M. Park, and J. C. S. Woo, "Advanced model and analysis of series resistance for CMOS scaling into nanometer regime-Part I: Theoretical derivation," IEEE Trans. Electron Devices, vol. 49, pp. 457-466, Mar. 2002.
-
(2002)
IEEE Trans. Electron Devices
, vol.49
, pp. 457-466
-
-
Kim, S.-D.1
Park, C.-M.2
Woo, J.C.S.3
-
13
-
-
0036494258
-
Advanced model and analysis of series resistance for CMOS scaling into nanometer regime-Part II: Quantitative analysis
-
Mar.
-
____, "Advanced model and analysis of series resistance for CMOS scaling into nanometer regime-Part II: Quantitative analysis," IEEE Trans. Electron Devices, vol. 49, pp. 467-472, Mar. 2002.
-
(2002)
IEEE Trans. Electron Devices
, vol.49
, pp. 467-472
-
-
Kim, S.-D.1
-
14
-
-
0035714368
-
Triple-self-aligned, planar double-gate MOSFETs: Devices and circuits
-
K. W. Guarini, P. M. Solomon, Y. Zhang, K. K. Chan, E. C. Jones, G. M. Cohen, A. Krasnoperova, M. Ronay, O. Dokumaci, J. J. Buchignano, C. Jr. Cabral, C. Lavoie, V. Ku, D. C. Boyd, K. S. Petrarca, I. V. Babich, J. Treichler, and P. M. Kozlowski, "Triple-self-aligned, planar double-gate MOSFETs: Devices and circuits," in IEDM Tech. Dig., 2001, pp. 425-428.
-
IEDM Tech. Dig., 2001
, pp. 425-428
-
-
Guarini, K.W.1
Solomon, P.M.2
Zhang, Y.3
Chan, K.K.4
Jones, E.C.5
Cohen, G.M.6
Krasnoperova, A.7
Ronay, M.8
Dokumaci, O.9
Buchignano, J.J.10
Cabral Jr., C.11
Lavoie, C.12
Ku, V.13
Boyd, D.C.14
Petrarca, K.S.15
Babich, I.V.16
Treichler, J.17
Kozlowski, P.M.18
-
15
-
-
0034875418
-
High performance of planar double gate MOSFET's with thin backgate dielectrics
-
E. C. Jones, E. C. Meikeileong, T. Kanarsky, O. Dokumaci, R. A. Roy, L. Shi, T. Furukawa, R. J. Miller, and H. S. P. Wong, "High performance of planar double gate MOSFET's with thin backgate dielectrics," in Device Research Conf. Dig., 2001, pp. 28-29.
-
Device Research Conf. Dig., 2001
, pp. 28-29
-
-
Jones, E.C.1
Meikeileong, E.C.2
Kanarsky, T.3
Dokumaci, O.4
Roy, R.A.5
Shi, L.6
Furukawa, T.7
Miller, R.J.8
Wong, H.S.P.9
-
16
-
-
0026835430
-
A novel method to characterize MOS transistors with mixed gate dielectric technologies
-
Mar.
-
R. R. Siergiej and M. H. White, "A novel method to characterize MOS transistors with mixed gate dielectric technologies," IEEE Trans. Electron Devices, vol. 39, pp. 734-737, Mar. 1992.
-
(1992)
IEEE Trans. Electron Devices
, vol.39
, pp. 734-737
-
-
Siergiej, R.R.1
White, M.H.2
-
17
-
-
0026817489
-
Fast simulated diffusion: An optimization algorithm for multiminimum problems and its application to MOSFET model parameter extraction
-
Feb.
-
T. Sakurai, B. Lin, and R. Newton, "Fast simulated diffusion: an optimization algorithm for multiminimum problems and its application to MOSFET model parameter extraction," IEEE Trans. Computer-Aided Design, vol. 11, pp. 228-234, Feb. 1992.
-
(1992)
IEEE Trans. Computer-Aided Design
, vol.11
, pp. 228-234
-
-
Sakurai, T.1
Lin, B.2
Newton, R.3
|