Verifying sequential consistency on shared-memory multiprocessors by model checking

IEEE Transactions on Parallel and Distributed Systems

Volumn 14, Issue 8, 2003, Pages 730-741

  Qadeer, Shaz ^a  

^a MICROSOFT RESEARCH   (United States)

Author keywords

Logic design; Model checking; Multiprocessors; Reasoning about programs; Specifying and verifying; Verification

Indexed keywords

ALGORITHMS; BUFFER STORAGE; LOGIC DESIGN; NETWORK PROTOCOLS; PROGRAM DEBUGGING; THEOREM PROVING;

MODEL CHECKING; SEQUENTIAL CONSISTENCY;

MULTIPROCESSING SYSTEMS;

EID: 0141831838     PISSN: 10459219     EISSN: None     Source Type: Journal    
DOI: 10.1109/TPDS.2003.1225053     Document Type: Article

References (35)

1. Y. Afek, G. Brown, and M. Merritt, "Lazy Caching," ACM Trans Programming Languages and Systems, vol. 15, no. 1, pp. 182-205, 1993.
2. R. Alur, K.L. McMillan, and D. Peled, "Model-Checking of Correctness Conditions for Concurrent Objects," Proc. 11th Ann. IEEE Symp. Logic in Computer Science, pp. 219-228, 1996.
3. T. Arons, "Using Timestamping and History Variables to Verify Sequential Consistency," Proc. CAV 01: Computer-Aided Verification Conf., G. Berry, H. Comon, and A. Finkel, eds., pp. 423-435, 2001.
4. E. Bilir, R. Dickson, Y. Hu, M. Plakal, D. Sorin, M. Hill, and D. Wood, "Multicast Snooping: A New Coherence Method Using a Multicast Address Network," Proc. 26th Ann. Int'l Symp. Computer Architecture, 1999.
5. L.A. Barroso, K. Gharachorloo, R. McNamara, A. Nowatzyk, S. Qadeer, B. Sano, S. Smith, R. Stets, and B. Verghese, "Piranha: A Scalable Architecture Based on Sigle-Chip Multiprocessing," Proc. 27st Ann. Int'l Symp. Computer Architecture, pp. 282-293, 2000.
6. E.M. Clarke and E.A. Emerson, "Design and Synthesis of Synchronization Skeletons Using Branching-Time Temporal Logic," Proc. Workshop Logic of Programs, pp. 52-71, 1981.
7. E.M. Clarke, O. Grumberg, H. Hiraishi, S. Jha, D.E. Long, K.I. McMillan, and L.A. Ness, "Verification of the Futurebus+ Cache Coherence Protocol," Proc. 11th IFIP WG10.2 Int'l Conf. Computer Hardware Description Languages and their Applications, pp. 15-30, 1993.
8. A.E. Condon and A.J. Hu, "Automatable Verification of Sequential Consistency," Proc. 13th ACM Symp. Parallel Algorithms and Architectures, pp. 113-121, 2001.
9. Alpha Architecture Committee, Alpha Architecture Reference Manual. Digital Press, 1998.
10. G. Delzanno, "Automatic Verification of Parameterized Cache Coherence Protocols," CAV 2000: Computer Aided Verification, E.A. Emerson and A.P. Sistla, eds., pp. 53-68, 2000.
11. Á.Th. Eíriksson and K.L. McMillan, "Using Formal Verification / Analysis Methods on the Critical Path in System Design: A Case Study," Proc. Computer Aided Verification Conf., P. Wolper, ed., pp. 367-380, 1995.
12. P.B. Gibbons and E. Korach, "Testing Shared Memories," SIAM J. Computing, vol. 26, no. 4, pp. 1208-1244, 1997.
13. M. Glusman and S. Katz, "Extending Memory Consistency of Finite Prefixes to Infinite Computations," Proc. CONCUR 01 Conf.: Theories of Concurrency, K.G. Larsen and M. Nielsen, eds., pp. 411-425, 2001.
14. T.A. Henzinger, S. Qadeer, and S.K. Rajamani, "Verifying Sequential Consistency on Shared-Memory Multiprocessor Systems," Proc. CAV '99 Conf.: Computer Aided Verification. N. Halbwachs and D. Peled, eds., pp. 301-315, 1999.
15. C.N. Ip and D.L. Dill, "Better Verification through Symmetry," Formal Methods in System Design, vol. 9, nos. 1-2, pp. 41-75, 1996.
16. J. Kuskin, D. Ofelt, M. Heinrich, J. Heinlein, R. Simoni, K. Gharachorloo, J. Chapin, D. Nakahira, J. Baxter, M. Horowitz, A. Gupta, M. Rosenblum, and J. Hennessy, "The Stanford FLASH Multiprocessor," Proc. 21st Ann. Int'l Symp. Computer Architecture. pp. 302-313, 1994.
17. S. Katz and D. Peled, "Verification of Distributed Programs Using Representative Interleaving Sequences," Distributed Computing, vol. 6, no. 2, pp. 107-120, 1992.
18. L. Lamport, "Time, Clocks, and the Ordering of Events in a Distributed Program," Comm. ACM, vol. 21, no. 7, pp. 558-565, 1978.
19. L. Lamport, "How to Make a Multiprocessor Computer that Correctly Executes Multiprocess Programs," IEEE Trans. Computers, vol. 28, no. 9, pp. 690-691, 1979.
20. L. Lamport, "The Temporal Logic of Actions," ACM Trans. Programming Languages and Systems, vol. 16, no. 3, pp. 872-923, 1994.
21. P. Loewenstein and D.L. Dill, "Verification of a Multiprocessor Cache Protocol Using Simulation Relations and Higher-Order Logic," Formal Methods in System Design, vol. 1, no. 4, pp. 355-383, 1992.
22. D. Lenoski, J. Laudon, K. Gharachorloo, A. Gupta, and J. Hennessy, "The Directory-Based Cache Coherence Protocol for the DASH Multiprocessor," Proc. 17th Ann. Int'l Symp. Computer Architecture, pp. 148-159, 1990.
23. P. Ladkin, L. Lamport, B. Olivier, and D. Roegel, "Lazy Caching in TLA," Distributed Computing, vol. 12, nos. 2/3, pp. 151-174, 1999.
24. K.L. McMillan, "Parameterized Verification of the FLASH Cache Coherence Protocol by Compositional Model Checking," Proc. CHARME 01: IFIP Working Conf. Correct Hardware Design and Verification Methods, 2001.
25. K.L. McMillan and J. Schwalbe, "Formal Verification of the Encore Gigamax Cache Consistency Protocol," Proc. Int'l Symp. Shared Memory Multiprocessors, pp. 242-251, 1991.
26. R.P. Nalumasu, "Formal Design and Verification Methods for Shared Memory Systems," PhD thesis, Univ. of Utah, 1999.
27. R.P. Nalumasu, R. Ghughal, A. Mokkedem, and G. Gopalakrishnan, "The 'Test Model-Checking' Approach to the Verification of Formal Memory Models of Multiprocessors," Proc. Conf. Computer Aided Verification, A.J. Hu and M.Y. Vardi, eds., pp. 464-476, 1998.
28. S. Owre, J.M. Rushby, and N. Shankar, "PVS: A Prototype Verification System," Proc. CADE 92: 11th Int'l Conf. Automated Deduction, D. Kapur, ed., pp. 748-752, 1992.
29. F. Pong and M. Dubois, "A New Approach for the Verification of Cache Coherence Protocols," IEEE Trans. Parallel and Distributed Systems, vol. 6, no. 8, pp. 773-787, 1995.
30. S. Park and D.L. Dill, "Protocol Verification by Aggregation of Distributed Transactions," Proc. CAV 96 Conf.: Computer Aided Verification, R. Alur and T.A. Henzinger, eds., pp. 300-310, 1996.
31. M. Plakal, D.J. Sorin, A.E. Condon, and M.D. Hill, "Lamport Clocks: Verifying a Directory Cache-Coherence Protocol," Proc. 10th Ann. ACM Symp. Parallel Algorithms and Architectures, pp. 67-76, 1998.
32. J. Queille and J. Sifakis, "Specification and Verification of Concurrent Systems in CESAR," Proc. Fifth Int'l Symp. Programming, M. Dezani-Ciancaglini and U. Montanari, eds., pp. 337-351, 1981.
33. The SPARC Architecture Manual, D.L. Weaver and T. Germond, eds. Prentice Hall, 1999.
34. P. Wolper, "Expressing Interesting Properties of Programs in Propositional Temporal Logic," Proc. 13th Ann. Symp. Principles of Programming Languages, pp. 184-193, 1986.
35. Y. Yu, P. Manolios, and L. Lamport, "Model Checking TLA+ Specifications," Proc. CHARME 99: IFIP Working Conf. Correct Hardware Design and Verification Methods, pp. 54-66, 1999.