|
Volumn 5040 II, Issue , 2003, Pages 1176-1183
|
Hybrid PPC methodology using multi-step correction and implementation for the sub-100nm node
a a a a a a a a a |
Author keywords
ACLV; Empirical model; Hybrid PPC; Multi step correction; Process window; Sub resolution assist feature
|
Indexed keywords
COMPUTER SIMULATION;
GATES (TRANSISTOR);
INTEGRATED CIRCUIT LAYOUT;
LOGIC GATES;
MICROPROCESSOR CHIPS;
OPTIMIZATION;
ACROSS-CHIP LINE-WIDTH VARIATION;
EMPIRICAL MODEL;
MULTI-STEP CORRECTION;
PROCESS PROXIMITY CORRECTION;
PROCESS WINDOW;
SUB-RESOLUTION ASSIST FEATURE;
LITHOGRAPHY;
|
EID: 0141721828
PISSN: 0277786X
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1117/12.485397 Document Type: Conference Paper |
Times cited : (10)
|
References (7)
|