A VLSI Implementation of Mixed-Signal Mode Bipolar Neuron Circuitry

Proceedings of the International Joint Conference on Neural Networks

Volumn 2, Issue , 2003, Pages 971-976

  Pan, Dong ^a   Wilamowski, Bogdan M ^a  

^a UNIVERSITY OF IDAHO   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BIPOLAR INTEGRATED CIRCUITS; COMPUTER SIMULATION; FEEDFORWARD NEURAL NETWORKS; MIXER CIRCUITS; SIGNAL PROCESSING; SPURIOUS SIGNAL NOISE; SYSTEMS ANALYSIS;

BIPOLAR NEURON CIRCUITRY;

VLSI CIRCUITS;

EID: 0141683762     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (7)

1. Tim Schoenauer, Sahin Atasoy, Nasser Mehrtash, and Heinrich Klar, "NeuroPipe-Chip: A Digital Neuro-Processor for Spiking Neural Networks," IEEE Transactions on Neural Networks, Vol. 13, No. 1, Jan. 2002, pp. 205-213.
2. B. M. Wilamowski, J. Binfet, and M. O. Kaynak, "VLSI Implementation of Neural Networks," International Journal of Neural Systems (IJNS), Vol. 10, No. 3, pp. 191-197, June, 2000.
3. Jin Liu, Martin A. Brooke, and Kenichi Hirotsu, "A CMOS Feedforward Neural-Network Chip With On-Chip Parallel Learning for Oscillation cancellation," IEEE Transactions on Neural Networks, Vol. 13, No. 5, Sep. 2002, pp. 1178-1186.
4. C.Lu, and B.Shi, "Circuit Realization of an Programmable Neuron Transfer Function and Its Derivative," Proceedings of the 2000 international Joint Conference on Neural networks, pp. 47-50.
5. Vincent F.Koosh and Rodney M. Goodman, "Analog VLSI Neural Network With Digital Perturbative Learning," IEEE Transactions on Circuits and Systems, Vol. 49, No.5, May. 2002, pp. 359-368.
6. Yasuhiro Ota, and Bogdan M. Wilamowski, "Analog Implementation of Pluse-Coupled Neural," IEEE Transactions on Neural Networks, Vol. 10, No.3, May. 1999, pp. 539-544.
7. th annual conference of IEEE industrial Electronics society, 2002.